Transitioning a computing platform to a low power system state

Details Transitioning a computing platform to a low power system state Transitioning a computing platform to a low power system state

2006-09-29

2010-12-07

Lee, Thomas (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

C713S320000, C713S330000, C713S340000, C455S574000

Reexamination Certificate

active

07849334

ABSTRACT:
A method which includes initiating a power management policy based on a processing element for a computing platform entering a given power state. The power management policy includes a determination as to whether an input/output (I/O) controller and a memory controller for the computing platform are substantially quiescent. The computing platform may then be transitioned to a low power system state from a run power system state based on a determination that both the I/O controller and the memory controller are substantially quiescent and an indication that the computing platform is capable of entering the low power system state. According to this method, the low power system state includes entering one or more devices responsive to the computing platform in a power level adequate to retain a configuration state that enables the one or more devices to transition back to the run power system state in a manner that is substantially transparent to an operating system for the computing platform. Other implementations and examples are also described in this disclosure.

REFERENCES:
patent: 4922448 (1990-05-01), Kunieda et al.
patent: 5692202 (1997-11-01), Kardach et al.
patent: 5721937 (1998-02-01), Kurihara et al.
patent: 5884088 (1999-03-01), Kardach et al.
patent: 5983357 (1999-11-01), Sun
patent: 5991889 (1999-11-01), Hikichi et al.
patent: 6058485 (2000-05-01), Koziuk et al.
patent: 6105142 (2000-08-01), Goff et al.
patent: 6357013 (2002-03-01), Kelly et al.
patent: 6460143 (2002-10-01), Howard et al.
patent: 6708278 (2004-03-01), Howard et al.
patent: 6727952 (2004-04-01), Hirata et al.
patent: 6820169 (2004-11-01), Wilcox et al.
patent: 7003639 (2006-02-01), Tsern et al.
patent: 7334142 (2008-02-01), Hack
patent: 7631199 (2009-12-01), Kardach et al.
patent: 2006/0090091 (2006-04-01), Li
patent: 2006/0117193 (2006-06-01), Gosselin et al.
patent: 2007/0005997 (2007-01-01), Kardach et al.
“ISR and WO mailed Jan. 11, 2008 for PCT/US2007/020749”, (Jan. 11, 2008), Whole Document.
“IPRP mailed Apr. 9, 2009 for PCT/US2007/020749”, (Apr. 9, 2009), Whole Document.
Non-final Office Action for U.S. Appl. No. 11/173,784 mailed Oct. 4, 2007.
Non-final Office Action for U.S. Appl. No. 11/173,784 mailed Apr. 10, 2008.
Non-final Office Action for Chinese Patent Application No. 200780035771.2 mailed Jun. 10, 2010.
Non-final Office Action for U.S. Appl. No. 11/173,784 mailed Aug. 27, 2008.
Non-final Office Action for U.S. Appl. No. 11/173,784 mailed Jan. 6, 2009.
Notice of Allowance for U.S. Appl. No. 11/173,784 mailed Jul. 23, 2009.
Hewlett-Packard Corporation, et al., “Advanced Configuration and Power Interface Specification”,Revision 3.0a,Dec. 30, 2005.

Affiliated with

Also associated with

Rating

Transitioning a computing platform to a low power system state does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transitioning a computing platform to a low power system state, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transitioning a computing platform to a low power system state will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4221999