Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1999-01-06
2000-05-02
Saadat, Mahshid
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257330, 257408, 257751, 257902, H01L 2976
Patent
active
060575832
ABSTRACT:
A transistor is provided and formed using self-aligned low-resistance source and drain regions within a metal-oxide semiconductor (MOS) process. The gate of the transistor may also be formed from a low-resistance material such as a metal. The source and drain regions of the transistor are configured upon a semiconductor substrate, and the transistor channel is within the substrate. A protective dielectric layer is deposited over the semiconductor substrate. Source/drain trenches are formed in the protective dielectric layer and subsequently filled with sacrificial dielectrics. The protective dielectric lying between these sacrificial dielectrics is removed, and replaced with sidewall spacers, a gate dielectric, and a gate conductor which may be formed from a low-resistance metal. The sacrificial dielectrics are subsequently removed and replaced with source/drain regions which are preferably formed from a low-resistance metal. The resulting transistor may exhibit low contact and series resistances, and increased operating speed.
REFERENCES:
patent: 3716469 (1973-02-01), Bhatt et al.
patent: 4243997 (1981-01-01), Natori et al.
patent: 4453305 (1984-06-01), Janes et al.
patent: 4513303 (1985-04-01), Abbas et al.
patent: 4631563 (1986-12-01), Iizuka
patent: 4665414 (1987-05-01), Koeneke et al.
patent: 5283465 (1994-02-01), Yamazaki
patent: 5436504 (1995-07-01), Chakravorty et al.
patent: 5502322 (1996-03-01), Jung et al.
patent: 5808340 (1998-09-01), Wollesen et al.
patent: 5900672 (1999-05-01), Chan et al.
Kimura et.al. "Short Effect Suppresed Sub 0.1 microns Grooved Gate MOSFET with W Gate", IEEE Transactions, Jan. 1995.
Fulford Jr. H. Jim
Gardner Mark I.
Advanced Micro Devices , Inc.
Daffer Kevin L.
Orizt Edgardo
Saadat Mahshid
LandOfFree
Transistor with low resistance metal source and drain vertically does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor with low resistance metal source and drain vertically, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor with low resistance metal source and drain vertically will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1595865