Transistor structure with stress modification and capacitive...

Details Transistor structure with stress modification and capacitive... Transistor structure with stress modification and capacitive...

2007-01-09

2007-01-09

Quach, T. N. (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S368000, C257S386000

Reexamination Certificate

active

10925084

ABSTRACT:
A transistor comprises a source and drain positioned within an active region. A gate overlies a channel area of the active region, wherein the channel region separates the source and drain. The transistor further comprises at least one stress modifier and capacitive reduction feature extending from the source to the drain and underlying the gate for reducing capacitance associated with the gate, source and drain. The at least one stress modifier and capacitive reduction feature comprises dielectric and includes a shape defined at least partially by the active region.

REFERENCES:
patent: 5849440 (1998-12-01), Lucas et al.
patent: 5858830 (1999-01-01), Yoo et al.
patent: 6103020 (2000-08-01), Roberts et al.
patent: 6197632 (2001-03-01), Bronner et al.
patent: 6541382 (2003-04-01), Cheng et al.
patent: 6544854 (2003-04-01), Puchner et al.
patent: 6605498 (2003-08-01), Murthy et al.
patent: 6621131 (2003-09-01), Murthy et al.
patent: 6906360 (2005-06-01), Chen et al.
patent: 6960781 (2005-11-01), Currie et al.
patent: 7015505 (2006-03-01), Yamazaki et al.
patent: 2003/0127697 (2003-07-01), Ohta et al.
patent: 2005/0184345 (2005-08-01), Lin et al.
patent: 2006/0043500 (2006-03-01), Chen et al.
patent: PCT WO 02/45156 (2002-06-01), None
patent: PCT WO 02/45156 (2002-06-01), None
Ernst et al., “A New Si:C Epitaxial Channel nMOSFET Architecture with Improved Drivability and Short-Channel Characteristics,”2003 Symposium on VLSI Technology Digest of Technical Papers, 2 pps.
Gannavaram et al., “Low Temperature (≦800° C) Recessed Junction Selective Silicon-Germanium Source/Drain Technology for sub-70 nm CMOS,”IEDM 00-437, pp. 18.3.1-18.3.4.
Ghani et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistor,” 0-7803-7873-3/03IEEE, 2003, 3 pgs.
Lander et al., “High Hole Mobilities in Fully-Strained Si1-xGexLayers (0.3 < x < 0.4) and their Significance for SiGe pMOSFET Performance,”IEEE Transactions on Electron Devices, vol. 48, No. 8, Aug. 2001, pp. 1826-1832.
Öztūrk et al., “Ultra-Shallow Source/Drain Junctions for Nanoscale CMOS Using Selective Silicon-Germanium Technology,”Extended Abstracts of International Workshop on Junction Technology, 2001, pp. 5-1-1-5-1-6.
Ouyang et al., “Built-in Longitudinal Field Effects in Sub-100-nm Graded Si1-xGexChannel PMOSFETs,”IEEE Transactions on Electron Devices, vol. 48, No. 6, Jun. 2001, pp. 1245-1250.
Shima et al., “<100> Channel Strained-SiGe p-MOSFET with Enhanced Hole Mobility and Lower Parasitic Resistance,”2002 Symposium on VLSI Technology Digest of Technical Papers, pp. 94-95.
Sleight et al., “Stress Induced Defects and Transistor Leakage for Shallow Trench Isolated SOI,”IEEE Electron Device Letters, vol. 20, No. 5, May 1999, pp. 248-250.
Streit et al., “High Performance HBT's with Built-In Base Fields: Exponentially-Graded Doping vs. Graded Composition,”IEEE 0-7803-0491-8, 1991, pp. 325-333.

Affiliated with

Also associated with

Rating

Transistor structure with stress modification and capacitive... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transistor structure with stress modification and capacitive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor structure with stress modification and capacitive... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3824290