Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having schottky gate
Reexamination Certificate
2011-01-18
2011-01-18
Smith, Bradley K (Department: 2894)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having schottky gate
C257S192000, C257S194000
Reexamination Certificate
active
07871874
ABSTRACT:
Provided are a transistor of a semiconductor device and method of fabricating the same. The transistor includes: an epitaxy substrate disposed on a semi-insulating substrate and having a buffer layer, a first Si planar doping layer, a first conductive layer, a second Si planar doping layer, and a second conductive layer, which are sequentially stacked, the second Si planar doping layer having a doping concentration different from that of the first Si planar doping layer; a source electrode and a drain electrode diffusing into the first Si planar doping layer to a predetermined depth and disposed on both sides of the second conductive layer to form an ohmic contact; and a gate electrode disposed on the second conductive layer between the source and drain electrodes and being in contact with the second conductive layer. In this structure, both isolation and switching speed of the transistor can be increased. Also, the maximum voltage limit applied to the transistor is increased due to increases in gate turn-on voltage and threshold voltage and a reduction in parallel conduction element. As a result, the power handling capability of the transistor can be improved, thus improving a high-power low-distortion characteristic and an isolation characteristic.
REFERENCES:
patent: 5038187 (1991-08-01), Zhou
patent: 5262660 (1993-11-01), Streit et al.
patent: 5872369 (1999-02-01), Inokuchi
patent: 6294801 (2001-09-01), Inokuchi et al.
patent: 6570194 (2003-05-01), Kato et al.
patent: 6933543 (2005-08-01), Mun et al.
patent: 7163882 (2007-01-01), Cole et al.
patent: 2002/0005528 (2002-01-01), Nagahara
patent: 2002/0011617 (2002-01-01), Kubo et al.
patent: 2004/0017701 (2004-01-01), Asano et al.
patent: 2004/0104404 (2004-06-01), Bito
patent: 2002-353411 (2002-12-01), None
patent: 20010035765 (2001-05-01), None
Akira Nagayama, et al; “Low-Insertion-Loss DP3T MMIC Switch for Dual-Band Cellular Phones”, IEEE Journal of Solid-State Circuits, vol. 34, No. 8, Aug. 1999, pp. 1051-1055.
Ming-Ta Yang, et al; “Device Linearity Comparisons Between Doped-Channel and Modulation-Doped Designs in Pseudomorphic A10.3Ga0.7As/In0.2Ga0.8As Heterostructures” IEEE Transactions on Electron Devices, vol. 43, No. 8, Aug. 1996, pp. 1174-1180.
Ahn Ho Kyun
Chang Woo Jin
Ji Hong Gu
Kim Hae Cheon
Lim Jong Won
Electronics and Telecommunications Research Institute
Karimy Mohammad T
Ladas & Parry LLP
Smith Bradley K
LandOfFree
Transistor of semiconductor device and method of fabricating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistor of semiconductor device and method of fabricating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor of semiconductor device and method of fabricating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2710082