Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-07-19
2005-07-19
Elmore, Reba I. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S147000, C711S202000, C711S203000
Reexamination Certificate
active
06920529
ABSTRACT:
A coprocessor transfers data between media access controllers and a set of cache memory without accessing main memory. The coprocessor includes a reception media access controller that receives data from a network and a transmission media access controller that transmits data to a network. A streaming output data transfer engine in the coprocessor transfers data from the reception media access controller to cache memory. A streaming input data transfer engine in the coprocessor transfers data from cache memory to the transmission media access controller. The coprocessor's data transfer engines transfer data between cache memory and the media access controllers in a single data transfer operation—eliminating the need to store data in an intermediary memory location between the cache memory and data transfer engines. In one implementation, the coprocessor is employed in a compute engine that performs different network services, including but not limited to: 1) virtual private networking; 2) secure sockets layer processing; 3) web caching; 4) hypertext mark-up language compression; 5) virus checking; 6) firewall support; and 7) web switching.
REFERENCES:
patent: 5613136 (1997-03-01), Casavant et al.
patent: 5721855 (1998-02-01), Hinton et al.
patent: 6223260 (2001-04-01), Gujral et al.
patent: 6374329 (2002-04-01), McKinney et al.
patent: 6405289 (2002-06-01), Arimilli et al.
patent: 6430654 (2002-08-01), Mehrotra et al.
patent: 6539457 (2003-03-01), Mulla et al.
patent: 6661794 (2003-12-01), Wolrich et al.
patent: 2001/0042190 (2001-11-01), Tremblay et al.
patent: 2002/0007443 (2002-01-01), Gharachorloo et al.
Harmon, William “32-Bit Bus Master Ethernet Interface for the 68030 (Using the Macintosh SE/30),” Apr. 1993.
Troutman, Denise “DP83916EB-AT: High Performance AT Compatible Bus Master Ethernet Adapter Card,” Nov. 1992.
Shanley, Tom, “Pentium Pro Processor System Architecture,” PC System Architecture Series, Mindshare, Inc. pp. 1-200 and 461-463.
Gruner Fred
Hathaway Robert
Ramirez Ricardo
Elmore Reba I.
Shumaker & Sieffert P.A.
LandOfFree
Transferring data between cache memory and a media access... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transferring data between cache memory and a media access..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transferring data between cache memory and a media access... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3414411