Transfer of waiting interrupts

Details Transfer of waiting interrupts Transfer of waiting interrupts

2004-06-18

2009-02-17

An, Meng-Ai (Department: 2195)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S100000, C718S104000, C710S001000, C710S048000, C710S260000, C709S225000

Reexamination Certificate

active

07493620

ABSTRACT:
Apparatus and methods are provided for transferring interrupts. One embodiment of a computing device includes a first processor, a memory in communication with the first processor, and computer executable instructions stored in memory and executable on the first processor. The computer executable instructions are provided to select an interrupt, that has been waiting to be processed, for transfer from the first processor, check a number of other processors to select a second processor that has a short wait time for processing the interrupt, and transfer the interrupt from the first processor to the second processor.

REFERENCES:
patent: 4982404 (1991-01-01), Hartman
patent: 5515538 (1996-05-01), Kleiman
patent: 5530875 (1996-06-01), Wach
patent: 5553293 (1996-09-01), Andrews et al.
patent: 5925115 (1999-07-01), Ponte
patent: 5987538 (1999-11-01), Tavallaei et al.
patent: 6085277 (2000-07-01), Nordstrom et al.
patent: 6189065 (2001-02-01), Arndt et al.
patent: 6205508 (2001-03-01), Bailey et al.
patent: 6223228 (2001-04-01), Ryan et al.
patent: 6360243 (2002-03-01), Lindsley et al.
patent: 6480966 (2002-11-01), Rawson, III
patent: 6574673 (2003-06-01), Hari et al.
patent: 7117285 (2006-10-01), Ota
patent: 2004/0019723 (2004-01-01), Ostrovsky et al.
patent: 09259070 (1997-10-01), None
patent: 2003140900 (2003-05-01), None
Silberschatz et al., “Operating System Concepts”, 1999, John Wiley & Sons, Fifth Edition, pp. 114-116, 402, 511-512.
IBM, “A method to improve interrupt response latency for multi-processor system”, IP.com, Feb. 9, 2004, pp. 1-2.
Hennett, PP et al., “Programmable Routin of Interrupts in a Multiprocessor Network”, IP.com, Aug. 1, 1982, pp. 1-2.
Morimitsu, “Interruption control system for several input-output devices uses interruption controller with software that monitors waiting time counted after receiving interruption request from one input-output device connected through control line”, Oct. 3, 1997, Derwent Abstract for JP 09259070 A.
Morimitsu, Machine Translation for JP 09259070 A. 1997.

Affiliated with

Also associated with

Rating

Transfer of waiting interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transfer of waiting interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transfer of waiting interrupts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4094651