Transfer of information between devices on different buses

Details Transfer of information between devices on different buses Transfer of information between devices on different buses

2000-03-08

2004-06-22

Auve, Glenn A. (Department: 2112)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C711S203000, C713S002000, C345S215000

Reexamination Certificate

active

06754759

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to the transfer of information from one device to another. Specifically, this invention relates to the transfer of information from a first device to a second device, when access by the second device to the first device is restricted.
2. Description of Related Art and General Background
A computer
100
a
as shown in
FIG. 1
comprises a processor
110
and memory
120
. Processor
110
may comprise one or more microprocessors, for example, while memory
120
may comprise semiconductor memory (read-only memory (ROM) and/or random-access memory (RAM)) arranged in one or more hierarchical levels (e.g. Level 1 cache, Level 2 cache, main memory, Basic Input/Output System (BIOS)).
A computer supports input of information from and/or output of information to one or more peripheral hardware devices
200
a
,
200
b
,
200
c
. Examples of such devices include video displays; keyboards; devices for input and/or output of audio and/or video; and interfaces for networks, secondary storage media such as disk and/or tape drives, printers, and the like. Several such devices may be linked to the computer through a system bus
300
, which may be a PCI (Peripheral Connect Interface) bus as defined by PCI Local Bus Specification, rev. 2.2, PCI Special Interest Group, Hillsboro, Oreg. These devices may be either integrated into the computer or may be removably connected to system bus
300
having a system bus controller
310
(see
FIGS. 1 and 2
) through a bus connector provided on the device.
It is desirable in many instances for a computer to operate as expected even when it is unattended (i.e. even when a user is not present to control the computer directly through its console). For example, a user may schedule a large computational task to execute overnight. Alternatively, the computer may be connected to a network as a server, operating largely unattended while it supports applications and/or communications for a number of client machines.
When an unattended computer fails to function as desired, it may be inconvenient or impossible for a technician to reach the console immediately in order to diagnose and correct the problem, and the resulting downtime may be costly. To enable timely and effective system management, it is desirable to be able to monitor the operation of a computer from a remote location. Specifically, it is desirable to be able to view the video output of a computer remotely.
One form of a peripheral device that supports a limited remote capability for a computer
100
a
as shown in
FIG. 1
is a remote monitoring device (RMD)
200
a
. Such a device
200
a
connects to system bus
300
as shown in FIG.
1
and transmits information to a remote user over a telephone line (not shown). RMD
200
a
may be equipped with its own processor, allowing it to operate independently of host processor
110
and access information stored on video controller
200
b
directly over system bus
300
.
It is desirable to use a local bus to support high-bandwidth transfers of information such as video output. One example of such a bus is the Accelerated Graphics Port (AGP) bus as defined in AGP Specification, rev. 2.0, May 4, 1998, Intel Corp. (Santa Clara, Calif.). A local bus
500
may have a dedicated bus controller
510
as shown in the host computer
100
b
of
FIG. 2
, or control of the local and system buses may be integrated into a single bus controller
610
(where information exchanged between processor
110
and memory
120
does not pass through the bus controller) or
620
(where information may be exchanged between processor
110
and memory
120
via the bus controller) as shown in
FIGS. 3 and 4
, respectively. By way of example, controller
620
may be implemented using one among the 440BX, 440LX, 440EX, 440MX,
810
,
820
, or
840
chipsets manufactured by Intel Corp. (Santa Clara, Calif.), wherein system bus
300
is a PCI bus.
Because the local and system buses operate at different speeds, a device on system bus
300
(such as RMD
200
a
) cannot directly access a device on local bus
500
. Moreover, in order to protect the performance of local bus
500
, the bus controller may be designed to block requests for access to devices on the local bus by devices on system bus
300
. Consequently, in a case where the host computer uses a local bus video controller
400
such as an AGP video card or an embedded AGP video device, remotely monitoring the video output of the host computer with a device on system bus
300
has been considered to be impossible without the support of the operating system of computer
100
c
,
100
d
. For example, such remote monitoring has been considered to be impossible (1) before an operating system of computer
100
c
,
100
d
boots and (2) after the operating system has crashed.
It is desirable for a remote monitoring device on a system bus to be able to access the memory of a video controller on a local bus during substantially all stages of operation of the host computer, including periods during which the host computer's operating system has not yet loaded, has loaded incorrectly, or has crashed.


REFERENCES:
patent: 5339395 (1994-08-01), Pickett et al.
patent: 5710892 (1998-01-01), Goodnow et al.
patent: 5715410 (1998-02-01), Kim
patent: 5732212 (1998-03-01), Perholtz et al.
patent: 5732268 (1998-03-01), Bizzarri
patent: 5835760 (1998-11-01), Harmer
patent: 5887164 (1999-03-01), Gupta
patent: 5911051 (1999-06-01), Carson et al.
patent: 6023507 (2000-02-01), Wookey
patent: 6108492 (2000-08-01), Miyachi
patent: 6195734 (2001-02-01), Porterfield
patent: 6311245 (2001-10-01), Klein
patent: 07309064 (1995-11-01), None
http://users.erols.com/jhuffake/ref/dod2post.html, “Tech Talk: System POST,” Bob Sherman, last update Jun. 28, 1999, 3 pp., accessed and printed Feb. 10, 2000.
http://agent.microsoft.com/hwdev/BUSBIOS/optROM.htm, “Windows 2000 and Unreported Memory from Option ROMS,” accessed and printed Feb. 10, 2000, 2 pp.
http://www.intel.com.tw/support/desktopmgmt/pxepdk.htm, Wired for Management (WfM), Intel (R) Preboot Execution Environment (PXE) PDK, accessed and printed Feb. 10, 2000, 3 pp.
http://www.firmware.com/support/bios/shadow.htm, “What is BIOS Shadowing?,” accessed and printed Feb. 10, 2000, 2 pp.
http://www.pcisig.com/reflector/msg00267.html, “Re: PCI and Expansion ROM,” accessed and printed Feb. 9, 2000, 3 pp.
http://msdn.microsoft.com/library/specs/S1CE6E.HTM, “Appendix B: Device Driver Initialization Model,” accessed and printed Feb. 8, 2000, 2 pp.
http://msdn.microsoft.com/library/specs/S1CE58.HTM, “1.3 Elements of the Plug and Play BIOS architecture,” accessed and printed Feb. 8, 2000, 1 p.
http://www.intel.com
etwork/demos/LANDesk_srvr_mgr_demo/em_2.htm, “LANDesk Server Manager Pro—The Intel (R) Remote Management Card 2,” accessed and printed Aug. 24, 2000, 1 p.
http://www.tyan.com/support/html/agp.html, “AGP FAQ,” accessed and printed Aug. 5, 1999, 1 p.
http://www.tomshardware.co.kr/agp-perf.html, “Does AGP Really Improve Performance?,” Bert McComas, accessed and printed Aug. 5, 1999, 6 pp.
http://developer.intel.com/design/bridge/, “PCI-to-PCI Bridge Products,” accessed and printed Aug. 5, 1999, 2 pp.
“Accelerated Graphics Port Interface Specification,” Revision 2.0, Intel Corporation, May 4, 1998, 29 pp.
“6. System Configuration and A.G.P. Initialization,” Revision 2.0, Oct. 3, Corporation, pp. 243-259.
“VT82C597/VT82C597AT,” VIA Technologies Inc., Revision 1.0, Oct. 3, 1997, pp. include Table of Contents, p. 4 and 11-17.
http://www.microsoft.com/hwdev/pci/vgacard.htm, “Configuring PCI-to-PCI Bridges with VGA Cards,” accessed and printed Aug. 24, 1999, 4 pp.
http://support.premiopc.com/vedge/440bx_.htm, “Virtual Edge—Intel 440BX AGPset Block Diagram,” accessed and printed Aug. 27, 1999, 1 p.
http://heaven.hamline.edu/LDP/LDP/tkl/dd/pci.html, “PCI,” Chapter 6, accessed and printed Aug. 27, 1999, 14 pp.
http://gateway.centre.com/faqpnpp.htm, “Product Help Desk Ethernet Adapter Cards,” accessed and printed Aug. 27, 1999, pp. 1 and 2.

Affiliated with

Also associated with

Rating

Transfer of information between devices on different buses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transfer of information between devices on different buses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transfer of information between devices on different buses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3349888