Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2006-10-17
2006-10-17
Chace, Christian P. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S154000, C710S025000, C710S029000, C710S045000, C710S106000
Reexamination Certificate
active
07124270
ABSTRACT:
A transceiver device comprises a transmitter to transmit signals over a plurality of conductors to a memory device. An interface receives control information from a serial communication path coupled to a controller device. The control information is provided to the memory device as the signals using the transmitter. A register stores a control parameter that specifies a drive strength adjustment to the signals to transmit over the plurality of conductors to the memory device using the transmitter.
REFERENCES:
patent: 4631666 (1986-12-01), Harris et al.
patent: 4644532 (1987-02-01), George et al.
patent: 4667305 (1987-05-01), Dill et al.
patent: 4747100 (1988-05-01), Roach et al.
patent: 4864563 (1989-09-01), Pavey et al.
patent: 4947257 (1990-08-01), Fernandez et al.
patent: 4977498 (1990-12-01), Rastegar et al.
patent: 5034917 (1991-07-01), Bland et al.
patent: 5068650 (1991-11-01), Fernandez et al.
patent: 5228132 (1993-07-01), Neal et al.
patent: 5228134 (1993-07-01), MacWilliams et al.
patent: 5325493 (1994-06-01), Herrell et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5371880 (1994-12-01), Bhattacharya
patent: 5400360 (1995-03-01), Richards et al.
patent: 5408646 (1995-04-01), Olnowich et al.
patent: 5475818 (1995-12-01), Molyneaux et al.
patent: 5511224 (1996-04-01), Tran et al.
patent: 5513135 (1996-04-01), Dell et al.
patent: 5513377 (1996-04-01), Capowski et al.
patent: 5537394 (1996-07-01), Abe et al.
patent: 5544342 (1996-08-01), Dean
patent: 5553266 (1996-09-01), Metzger et al.
patent: 5557266 (1996-09-01), Calvignac et al.
patent: 5574945 (1996-11-01), Elko et al.
patent: 5604735 (1997-02-01), Levinson et al.
patent: 5630095 (1997-05-01), Snyder
patent: 5655113 (1997-08-01), Leung et al.
patent: 5659710 (1997-08-01), Sherman et al.
patent: 5701313 (1997-12-01), Purdham
patent: 5742840 (1998-04-01), Hansen et al.
patent: 5748872 (1998-05-01), Norman
patent: 5787083 (1998-07-01), Iwamoto et al.
patent: 5802054 (1998-09-01), Bellenger
patent: 5802565 (1998-09-01), McBride
patent: 5805798 (1998-09-01), Kearns et al.
patent: 5848145 (1998-12-01), Gallagher et al.
patent: 5860080 (1999-01-01), James et al.
patent: 5867180 (1999-02-01), Katayama et al.
patent: 5867422 (1999-02-01), John
patent: 5883839 (1999-03-01), Tosaka et al.
patent: 5884036 (1999-03-01), Haley
patent: 5893921 (1999-04-01), Bucher et al.
patent: 5898863 (1999-04-01), Ofer et al.
patent: 5900017 (1999-05-01), Genduso et al.
patent: 5901294 (1999-05-01), Tran et al.
patent: 5911052 (1999-06-01), Singhal et al.
patent: 5913044 (1999-06-01), Tran et al.
patent: 5917760 (1999-06-01), Millar
patent: 5923893 (1999-07-01), Moyer et al.
patent: 5953215 (1999-09-01), Karabatsos et al.
patent: 6006318 (1999-12-01), Hansen et al.
patent: 6016282 (2000-01-01), Keeth
patent: 6034878 (2000-03-01), Osaka et al.
patent: 6038682 (2000-03-01), Norman
patent: 6065092 (2000-05-01), Roy
patent: 6092229 (2000-07-01), Boyle et al.
patent: 6104417 (2000-08-01), Nielsen et al.
patent: 6108731 (2000-08-01), Suzuki et al.
patent: 6125419 (2000-09-01), Umemura et al.
patent: 6142830 (2000-11-01), Loeffler
patent: 6151648 (2000-11-01), Haq
patent: 6154826 (2000-11-01), Wulf et al.
patent: 6154855 (2000-11-01), Norman
patent: 6160423 (2000-12-01), Haq
patent: 6185644 (2001-02-01), Farmwald et al.
patent: 6185654 (2001-02-01), Van Doren
patent: 6208273 (2001-03-01), Dye et al.
patent: 6247100 (2001-06-01), Drehmel et al.
patent: 6255859 (2001-07-01), Haq
patent: 6263413 (2001-07-01), Motomura et al.
patent: 6266252 (2001-07-01), Karabatsos
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6327205 (2001-12-01), Haq
patent: 6330687 (2001-12-01), Griffith
patent: 6345321 (2002-02-01), Litaize et al.
patent: 6369605 (2002-04-01), Bonella et al.
patent: 6408402 (2002-06-01), Norman
patent: 6414904 (2002-07-01), So et al.
patent: 6446158 (2002-09-01), Karabatsos
patent: 6449213 (2002-09-01), Dodd et al.
patent: 6449679 (2002-09-01), Ryan et al.
patent: 6449727 (2002-09-01), Toda
patent: 6487102 (2002-11-01), Halbert et al.
patent: 6493250 (2002-12-01), Halbert et al.
patent: 6502161 (2002-12-01), Perego et al.
patent: 6513080 (2003-01-01), Haq
patent: 6526469 (2003-02-01), Drehmel et al.
patent: 6530033 (2003-03-01), Raynham et al.
patent: 6587912 (2003-07-01), Leddige et al.
patent: 6625687 (2003-09-01), Halbert et al.
patent: 6643752 (2003-11-01), Donnelly et al.
patent: 6690726 (2004-02-01), Yavits et al.
patent: 2002/0083287 (2002-06-01), Zumkehr et al.
patent: 2003/0177313 (2003-09-01), Iyer et al.
patent: 2004/0015650 (2004-01-01), Zumkehr et al.
patent: 2004/0095838 (2004-05-01), Li
patent: 2004/0150024 (2004-08-01), Vogt
patent: 2004/0246767 (2004-12-01), Vogt
patent: 2004/0246785 (2004-12-01), Vogt
patent: 2004/0246786 (2004-12-01), Vogt
patent: 2004/0250153 (2004-12-01), Vogt
patent: 2004/0250181 (2004-12-01), Vogt et al.
patent: 2004/0260991 (2004-12-01), Vogt et al.
patent: 0 811 916 (1997-12-01), None
patent: 1069509 (2001-01-01), None
patent: WO 99/30240 (1999-06-01), None
patent: WO 99/41666 (1999-08-01), None
patent: WO 99/41667 (1999-08-01), None
Intel Developer Forum, “DDR2 Memory In 2004 Servers—Recipes For Successful Designs”, Sep. 2003.
QBM Alliance, Platform Conference, Quad Band Memory (QBM tm): DDR 200/266/333 devices producing DDR400/533/667, Jan. 23-24, 2002.
Karabatsos, C., “Quad Band Memory (QBM) Technology”, Kentron Technologies, Inc., Apr. 2001.
Quad Band Memory (QBM), “The ‘QBM Enabled’ VIA PT880/PM880 Chipset Solutions with the Fastest Memory”.
Weber, F., “The AMD Athlon Processor: Future Directions”, AMD.
“Intel 82804AA Memory Repeater Hub for SDRAM (MRH-S) Datasheet”, Intel Corp., pp. 2-48 (Nov. 1999).
“Intel 82805AA Memory Translater Hub (MTH) Datasheet”, Intel Corp., pp. 1-48 (Nov. 1999).
Cataldo, A., “TI Fields DSP-Based Media Processor on a DIMM”, EE Times (Jan. 2000).
Mac Williams, P., “PC Memory Directions For 1999 and Beyond”, Intel Developer Forum, pp. 1-10 (Sep. 1998).
Johnson, B., “Direct RDRAM Basic Architecture and Program Overview”, Intel Developer Forum, pp. 1-14 (Sep. 1998).
Gillingham, P., “SLDRAM Architectural and Functional Overview”, SLDRAM Consortium, SLDRAM Inc., pp. 1-14 (Aug. 1997).
“Draft Standard for a High-Speed Memory Interface (Synclink)”, Draft 0.99 IEEE P1596.7-199X, IEEE Inc., pp. 1-51 (1996).
Wiggers, H., “SyncLink A Proposal for an Implementation of IEEE P1596.4”, Hewlett Packard, pp. 1-20 (Mar. 1995).
“KMM377S1620CT2 SDRAM Module Datasheet”, Samsung Electronics Inc., pp. 1-2 (Nov. 1998).
“SLD4M18DR400 4MEG×18 SLDRAM Datasheet”, SLDRAM Inc., pp. 1-69 (Jul. 1998).
Poulton, J., “Signaling in High Performance Memory Systems”, IEEE Solid State Circuits Conference, slides 1-59 (Feb. 1999).
“SLDRAM 400Mb/s/pin Command/Address Repeater”, SLD10400 Rev .5, SLDRAM Consortium, pp. 1-12 (Jan. 7, 1998).
Minutes of meeting No. 75 JEDEC JC-42.3 Committee on RAM Memories, and referenced attachment “Y” of the presentation titled “SyncLink”, May 24, 1995, New Orleans.
Intel Developer Forum, “Fully Buffered DIMM (FB-DIMM) Server Memory Architecture: Capacity, Performance, Reliability, and Longevity”, Feb. 18, 2004.
Intel Developer Forum, “Fully Buffered DIMM (FB-DIMM) Design Considerations”, Feb. 18, 2004.
IEEE Standard for Scalable Coherent Interface (SCI), “Microprocessor and Microcomputer Standards Subcommitte of the IEEE Computer Society”, IEEE Std 1596-1992.
SCI, “P1596: SCI, A Scalable Coherent Interface”, Nov. 28, 1988.
Gustavson et al., DRAFT “The Scalable Coherent Interface Project (SuperBus)”, SCI, Aug. 22, 1988, Rev. 14.
Schanke, “Proposal for Clock Distribution in SCI”, SCI, May 5, 1989.
James, “Scalable I/O Architecture for Buses”, COMPCON Spring 1989, SCI, Nov. 28, 1988.
Volz et al., &#x
Dillon, legal representative Nancy D.
Donnelly Kevin
Johnson Mark
Tran Chanh
Chace Christian P.
Rambus Inc.
Vierra Magen Marcus & DeNiro LLP
LandOfFree
Transceiver with latency alignment circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transceiver with latency alignment circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transceiver with latency alignment circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3659360