Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2008-07-29
2008-07-29
Ha, Dac V (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S364000, C375S376000, C370S506000
Reexamination Certificate
active
07406143
ABSTRACT:
The present invention provides a transceiver couplable to a communications network having a jitter control processor and method of operating the same. In one aspect of the present invention, the jitter control processor of the transceiver includes a receiver stage. The receiver stage includes: (1) a receive time error measurement system configured to generate a receive time error signal as a function of a receive clock signal experiencing jitter and a feedback signal, (2) a jitter processing circuit configured to develop a dejittered control signal as a function of the time error signal, and (3) a clock generator system configured to provide the feedback signal as a function of the dejittered control signal and a transceiver local clock signal.
REFERENCES:
patent: 3647992 (1972-03-01), Thomas
patent: 4707824 (1987-11-01), Kanemasa
patent: 4896334 (1990-01-01), Sayar
patent: 4924492 (1990-05-01), Gitlin et al.
patent: RE34206 (1993-03-01), Sayar
patent: 5351087 (1994-09-01), Christopher et al.
patent: 5353279 (1994-10-01), Koyama
patent: 5396517 (1995-03-01), Yedid et al.
patent: 5418818 (1995-05-01), Marchetto et al.
patent: 5418849 (1995-05-01), Cannalire et al.
patent: 5504785 (1996-04-01), Becker et al.
patent: 5512898 (1996-04-01), Norsworthy
patent: 5574756 (1996-11-01), Jeong
patent: 5598439 (1997-01-01), Wagner
patent: 5604769 (1997-02-01), Wang
patent: 5610909 (1997-03-01), Shaw
patent: 5631899 (1997-05-01), Duttweiler
patent: 5668794 (1997-09-01), McCaslin et al.
patent: 5732107 (1998-03-01), Phillips et al.
patent: 5748126 (1998-05-01), Ma et al.
patent: 5809033 (1998-09-01), Turner et al.
patent: 5841809 (1998-11-01), Koizumi et al.
patent: 5926505 (1999-07-01), Long
patent: 5970137 (1999-10-01), Le Damany et al.
patent: 6208671 (2001-03-01), Paulos et al.
patent: 6240128 (2001-05-01), Banerjea et al.
patent: 6327666 (2001-12-01), Langberg et al.
patent: 6389064 (2002-05-01), Dholakia et al.
patent: 6434233 (2002-08-01), Bjarnason et al.
patent: 6526139 (2003-02-01), Rousell et al.
patent: 6532289 (2003-03-01), Magid
patent: 6573940 (2003-06-01), Yang
patent: 6597787 (2003-07-01), Lindgren et al.
patent: 6628738 (2003-09-01), Peeters et al.
patent: 6831900 (2004-12-01), Blake
patent: 6876699 (2005-04-01), Chadha et al.
patent: 6894989 (2005-05-01), Chadha et al.
patent: 6970511 (2005-11-01), Barnette
patent: 6973146 (2005-12-01), Barnette et al.
patent: 6983047 (2006-01-01), Chadha et al.
patent: 6985550 (2006-01-01), Blake
Gardner; “Interpolation in Digital Modems—Part I: Fundamentals”, IEEE Transactions on Communications, vol. 41, No. 3, Mar. 1993, pp. 501-507.
Erup, et al.; “Interpolation in Digital Modems—Part II: Implementation and Performance” IEEE Transactions on Communications, vol. 41, No. 6, Jun. 1993, pp. 998-1008.
Vaidyanathan; “Multirate System and Filter Banks”, Prentice Hall Signal Processing Series, Chap. 5, Section 5.3, Jul. 1992, pp. 211-213.
Belt, et al.; “Laguerre Filters with Adaptive Pole Optimization”; Circuits and Systems, vol. 2, May 1996, pp. 37-40.
Davidson, et al.; “Reduced Complexity Echo Cancellation Using Orthonormal Functions”; Circuits and Systems, vol. 38, No. 1, Jan. 1991, pp. 20-28.
NGIA; “Recursive Identification of Acoustic Echo Systems Using Orthonormal Basis Functions”; IEEE Transactions on Speech and Audio Processing, vol. 11, No. 3, May 2003, pp. 278-293.
Abeysekera, et al.; “Design of Optimal and Narrow-Band Laguerre Filters for Sigma-Delta Demodulators”; IEEE Transactions on Circuits and Systems-11: Analog and Digital Signal Processing, vol. 50, No. 7, Jul. 2003, pp. 368-375.
Agere Systems Inc.
Ha Dac V
LandOfFree
Transceiver having a jitter control processor with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transceiver having a jitter control processor with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transceiver having a jitter control processor with a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2753628