Patent
1995-09-29
1998-05-05
Harvey, Jack B.
395309, 395310, G06F 1300
Patent
active
057489203
ABSTRACT:
A transaction queue for transferring data between a host bus and an internal system bus within a graphics controller is disclosed. The queue comprises a First In First Out (FIFO) memory having independent clocks for reading and writing. The queue accommodates address information, data, command information, byte enable information, decode information, and a tag. The tag is a 2 bit field used to identify the queued entries as address, last data, and burst data. In a preferred embodiment, single transactions are written to the queue with no wait states. In the case of an address entry, the address associated with the transaction is stored in the queue along with the command and decode information. A tag is also included that identifies the entry as an address. In the case of a final data entry, the data is stored in the next entry along with the byte enable information and a tag to indicate it is the last data of the transaction. In the case of a burst, the address entry is followed by multiple data entries that are each tagged as burst data. The final data entry of the burst will be tagged as the last data of the transaction in the same way as the data of a single transaction.
REFERENCES:
patent: 5469544 (1995-11-01), Aatresh et al.
patent: 5469558 (1995-11-01), Lieberman et al.
patent: 5471637 (1995-11-01), Pawlowski
patent: 5499385 (1996-03-01), Farmwald et al.
patent: 5553262 (1996-09-01), Ishida et al.
Bonnelycke Mark Emil
Brannon Sherwood
Linstad Lauren Emory
Mills Karl Scott
Owen Richard Charles Andrew
Blakely, Jr. Roger W.
Cirrus Logic Inc.
Harvey Jack B.
Shaw Steven A.
Wiley David A.
LandOfFree
Transaction queue in a graphics controller chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transaction queue in a graphics controller chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transaction queue in a graphics controller chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-67827