Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Reexamination Certificate
2007-03-13
2007-03-13
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
C710S015000, C710S019000, C710S062000, C711S002000
Reexamination Certificate
active
10975132
ABSTRACT:
Transaction layer link down handling for Peripheral Component Interconnect (PCI) Express. A link between an input/output (I/O) controller port of an I/O controller and a device port of a device is initialized, wherein the link includes a physical layer, a data link layer, and a transaction layer. The transaction layer is restored after a data link down condition without software intervention.
REFERENCES:
patent: 6629166 (2003-09-01), Grun
patent: 7085860 (2006-08-01), Dugan et al.
patent: 2005/0060470 (2005-03-01), Main et al.
patent: 2005/0149657 (2005-07-01), Martin et al.
patent: 2005/0149658 (2005-07-01), Martin et al.
J. Brewer, J. Sekel, PCI Express Technology, DELL Technology White Paper, DELL Inc., Feb. 2004.
Eugin-Hyun, Kwang-Su-Seong, The effective buffer architecture for data link layer of PCI express., ITCC 2004. International Conference on Information Technology: Coding and Computing, vol. 1, Las Vegas, NV, USA, Apr. 5-7, 2004.
“PCI Express™ Base Specification, Revision 1.0a,” Apr. 15, 2003, pp. 1-426, PCI-SIG.
Hunsaker Mikal C.
Shah Prasanna C.
Wong Kar Leong
Hassan Aurangzeb
Huynh Kim
LandOfFree
Transaction layer link down handling for PCI express does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transaction layer link down handling for PCI express, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transaction layer link down handling for PCI express will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3776475