Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2006-03-21
2006-03-21
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S033000, C710S052000
Reexamination Certificate
active
07016987
ABSTRACT:
A computer system is provided that includes a direct memory access (DMA) controller, a memory control device and a slave device, all coupled to a system bus. The DMA controller is configured to implement fly-by read and fly-by write operations between the memory control device and the slave device. The memory control device and the slave device each include read and write aligners. During a fly-by read, data is read from slave device and aligned to the system bus using a peripheral read aligner. The memory control device re-aligns the data received on the system bus using a write aligner and writes the data to a main memory. During a fly-by write, data is read from the main memory and aligned to the system bus using a read aligner in memory control device. A write aligner in the slave device then re-aligns the data received on the system bus.
REFERENCES:
patent: 5170477 (1992-12-01), Potter et al.
patent: 5297242 (1994-03-01), Miki
patent: 5392406 (1995-02-01), Peterson et al.
patent: 5517627 (1996-05-01), Petersen
patent: 5594927 (1997-01-01), Lee et al.
patent: 5687328 (1997-11-01), Lee
patent: 5737761 (1998-04-01), Holland et al.
patent: 5761532 (1998-06-01), Yarch et al.
patent: 5862407 (1999-01-01), Sriti
patent: 6003122 (1999-12-01), Yarch et al.
patent: 6009493 (1999-12-01), Fujiyama
patent: 6055584 (2000-04-01), Bridges et al.
patent: 6226338 (2001-05-01), Earnest
patent: 6275877 (2001-08-01), Duda
patent: 6412048 (2002-06-01), Chauvel et al.
patent: 6662258 (2003-12-01), Lukanc et al.
The Ganssie Group, DMA, originally published in Embedded Systems Programming, Oct. 1994, pp. 1-6, http://www.ganssle.com/articles.adma.htm.
Hussain Agha B.
Liao Jiann
Lukanc Jeffrey
Talledo Cesar A.
Bever Hoffman & Harms
Huynh Kim
Integrated Device Technology Inc.
Sorrell Eron J.
LandOfFree
Transaction aligner microarchitecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transaction aligner microarchitecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transaction aligner microarchitecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3575889