Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2011-01-25
2011-01-25
Chase, Shelly A (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07877666
ABSTRACT:
Methods and apparatus to track the health of integrated circuit structures are described. In an embodiment, a counter may be updated when the status of a portion of a storage unit (e.g., a cache) transitions to a defective status (e.g., as determined by reference to one or more corresponding status bits). The value stored in the counter may be compared with a threshold value, e.g., to generate a signal that is indicative of whether the threshold value has been exceeded. Other embodiments are also described.
REFERENCES:
patent: 6971042 (2005-11-01), Anderson
patent: 7103826 (2006-09-01), Thayer et al.
patent: 7178088 (2007-02-01), Hashimoto et al.
patent: 2006/0161831 (2006-07-01), Mehalel
Kurtis, Tsvika , et al., “Method and Apparatus of Reporting Memory Bit Correction”, Filed Dec. 29, 2005; U.S. Appl. No. 11/320,496.
Mitchell et al., IBM @ servr p5: A Highly Available Design for Business-Critical Applications, Dec. 15, 2004, 40 pages.
IA-32 Intel® Architecture Software Developer's Manual, vol. 3A: System Programming Guide, Part 1, Jun. 2006, 640 pages.
Crawford John H.
Kurts Tsvika
Mehalel Moty
Caven & Aghevli LLC
Chase Shelly A
Intel Corporation
LandOfFree
Tracking health of integrated circuit structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tracking health of integrated circuit structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tracking health of integrated circuit structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2712482