Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2006-02-21
2006-02-21
Kim, Hong (Department: 2185)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S005000, C710S015000, C710S260000, C711S156000
Reexamination Certificate
active
07003615
ABSTRACT:
An apparatus includes a storage location and a write monitor circuit coupled to the storage location. The storage location is configured to store a write response indicator which is capable of indicating a reception of at least one write response. Each write response indicates that a corresponding write has reached a target device of that write. The write monitor circuit is configured to update the write response indicator in response to receiving an indication of a first write response. A computer accessible medium may comprises instructions which, when executed: (i) initialize the write response indicator; and (ii) issue one or more writes to a target device, wherein the target device is configured to response to each of the writes with a write response to be indicated by the write response indicator.
REFERENCES:
patent: 5799161 (1998-08-01), Merrick
patent: 5835739 (1998-11-01), Bell et al.
patent: 6209054 (2001-03-01), Lee
patent: 6243781 (2001-06-01), Gandhi et al.
patent: 6253275 (2001-06-01), Waldron et al.
patent: 6366968 (2002-04-01), Hunsaker
patent: 6557048 (2003-04-01), Keller et al.
patent: 6629179 (2003-09-01), Bashford
patent: 6721813 (2004-04-01), Owen et al.
patent: 6732242 (2004-05-01), Hill et al.
patent: 6888843 (2005-05-01), Keller et al.
patent: 2004/0139267 (2004-07-01), Gillespie et al.
patent: 2004/0172493 (2004-09-01), Askar
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, Letter from Anu Sundaresan, May 18, 2000, 1 page.
“HyperTransport™ I/O Link Specification,” Revision 1.03, Oct. 10, 2001, HyperTransport Technology Consortium, pp. 38-40, 45-46.
Chui Kwong-Tak A.
Go Shun Wai
Hayter Mark D.
Ning Chun H.
Silveria Amy K.
Broadcom Corporation
Garlick Harrison & Markison LLP
Kim Hong
LandOfFree
Tracking a non-posted writes in a system using a storage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Tracking a non-posted writes in a system using a storage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tracking a non-posted writes in a system using a storage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3675541