Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-10-14
2000-12-26
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
G06F 1100
Patent
active
061675369
ABSTRACT:
A processor-based device incorporating an on-chip instruction trace cache capable of providing information for reconstructing instruction execution flow. The trace information can be captured without halting normal processor operation. Both serial and parallel communication channels are provided for communicating the trace information to external devices. In the disclosed embodiment of the invention, instructions that disrupt the instruction flow are reported, particularly instructions in which the target address is in some way data dependent. For example, call instructions or unconditional branch instructions in which the target address is provided from a data register (or other memory location such as a stack) cause a trace cache entry to be generated. In the case of many unconditional branches or sequential instructions, no entry is placed into the trace cache because the target address can be completely determined from the instruction stream. Other information provided by the instruction trace cache includes: the target address of a trap or interrupt handler, the target address of a return instruction, addresses from procedure returns, task identifiers, and trace capture stop/start information. The disclosed on-chip instruction trace cache allows less expensive external capture hardware to be utilized and also alleviates various of the bandwidth and clock synchronization issues confronting many existing solutions.
REFERENCES:
patent: 3707725 (1972-12-01), Pellheim
patent: 4788683 (1988-11-01), Hester et al.
patent: 5058114 (1991-10-01), Kuboki et al.
patent: 5371689 (1994-12-01), Tatsuma
patent: 5377198 (1994-12-01), Simpson et al.
patent: 5590354 (1996-12-01), Klapproth et al.
patent: 5724505 (1998-03-01), Argade et al.
patent: 5978902 (1999-11-01), Mann
IBM Corporation, "Tailorable Embedded Event Trace", Dec. 1991, pp. 259-261, IBM Technical Disclosure Bulletin, vol. 34, No. 7B, XP000282573.
Embedded System Engineering Show Catalogue, by Motorola, pp. 52-54, Apr./May 1997.
MEVB Quick Start Guide, by Motorola, pp. 3-5 and 7-2 (admitted prior to Oct. 14, 1997).
Choosing a Cross-Debugging Methodology, Embedded Systems Programming, Aug. 1997.
CPU32 Reference Manual, by Motorola, pp. 7-1 through 7-13 (admitted prior to Oct. 14, 1997).
K5 HDT, e-mail describing K5 HDT, Jan 11, 1997.
Advanced On-chip Debug for ColdFire Developers, Embedded Systems Programming, Apr./May 1997, pp. 52 through 54.
Geoff Revill, "Advanced On-chip Debug for ColdFire Developers", Embedded System Engineering, Apr./May 1997, pp. 52-54.
Advanced Micro Devices , Inc.
Beausoliel, Jr. Robert W.
Elisca Pierre Eddy
LandOfFree
Trace cache for a microprocessor-based device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Trace cache for a microprocessor-based device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trace cache for a microprocessor-based device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1006910