Total security time-delay circuit

Details Total security time-delay circuit Total security time-delay circuit

1983-03-28

1985-12-17

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307282, 307318, H03K 19007, H03K 1728

Patent

active

045594600

ABSTRACT:
A total security time-delay circuit useful in railway communications, for example, provides a series of output pulses after a specific minimum interval in response to a direct voltage applied to an input of the circuit, the minimum interval being maintained even in the event of circuit component malfunctions. A pulse generator connected to the circuit input provides a series of pulses to control a first contact breaker which switches the primary winding of a transformer to partially discharge a capacitor which is series-connected to the primary winding. The capacitor charges through a resistive network of a transformer secondary winding circuit which includes a second contact breaker having a control terminal connected to the transformer secondary winding and operable to provide output pulses when the capacitor discharge reaches a sufficient intensity. A grounded Zener diode connected to a junction of the resistive network and a switch terminal of the second contact breaker ensures that the time delay of the output pulses is not reduced below the minimum interval, even in the event of malfunctions in other circuit components.

REFERENCES:
patent: 4063147 (1977-12-01), Hatanaka et al.

Affiliated with

Also associated with

Rating

Total security time-delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Total security time-delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Total security time-delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2176373