Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-03-21
2006-03-21
Garbowski, Leigh M. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07017137
ABSTRACT:
An automated method and system is disclosed to determine an Integrated Circuit (IC) package interconnect routing using a mathematical topological solution. A global topological routing solution is determined to provide singular ideal IC package routing solution. Topological Global Routing provides a mathematical abstraction of the problem that allows multiple optimizations to be performed prior to detailed routing. Preliminary disregard of electrical routing segment width and required clearance allows the global topological solution to be determined quickly. The global topological solution is used in conjunction with necessary design parameters to determine the optimal geometric routing solution. Guide points are determined using the geometric routing solution. A detail router uses the guide points as corners when performing the actual routing.
REFERENCES:
patent: 5856927 (1999-01-01), Greidinger et al.
patent: 6057169 (2000-05-01), Singh et al.
patent: 6111859 (2000-08-01), Godfrey et al.
patent: 6225143 (2001-05-01), Rao et al.
patent: 6226560 (2001-05-01), Hama et al.
patent: 6230299 (2001-05-01), McSherry et al.
patent: 6247161 (2001-06-01), Lambrecht et al.
patent: 6266797 (2001-07-01), Godfrey et al.
patent: 6275975 (2001-08-01), Lambrecht et al.
patent: 6415422 (2002-07-01), Mehrotra et al.
patent: 6510539 (2003-01-01), Deemie et al.
patent: 6574780 (2003-06-01), Le Coz
S.-S. Chen et al., “An Even Wiring Approach to the Ball Grid Array Package Routing,” 1999 ICCD, pp. 303-306.
W. Dai et al., “Routability of a Rubber-Band Sketch,” 28thACM/IEEE DAC, 1991, pp. 45-48.
T. Hama et al., “Curvilinear Detailed Routing with Simultaneous Wire-Spreading and Wire-Fattening,” IEEE Trans. on CAD of ICs and Systems, vol. 18, No. 11, 1999, pp. 1646-1653.
C. Leiserson et al., “Algorithms for Routing and Testing Routability of Planar VLSI Layouts,” Proc. 17thACM Symposium on Theory of Computing, 1985, pp. 69-78.
P. Wu et al., “ViperBGA: A Novel Design Approach to High Performance and High Density BGA's,” 1997 IEEE/CPMT Int'l Electronics Manufacturing Technology Symposium, pp. 386-390.
M.-F. Yu et al., “Single-Layer Fanout Routing and Routability Analysis for Ball Grid Arrays,” Proc. 1995 IEEE/ACM Int'l Conference on CAD, (no page No.).
M.-F. Yu et al., “Interchangeable Pin Routing with Application to Package Layout,” ICCAD '96, pp. 668-673.
C. Ying et al., “Automated Pin Grid Array Package Routing on Multilayer Ceramic Substrates,” IEEE Trans. on VLSI Systems, vol. 1, No. 4, 1993, pp. 571-575.
Kingsbury Glendine
Wadland Ken
Bingham & McCutchen LLP
Cadence Design Systems Inc.
Garbowski Leigh M.
LandOfFree
Topological global routing for automated IC package... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Topological global routing for automated IC package..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Topological global routing for automated IC package... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592970