Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2000-06-30
2003-11-25
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S100000, C711S163000
Reexamination Certificate
active
06654847
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates generally to non-volatile memory devices and in particular the present invention relates to a synchronous non-volatile flash memory.
BACKGROUND OF THE INVENTION
Memory devices are typically provided as internal storage areas in the computer. The term memory identifies data storage that comes in the form of integrated circuit chips. There are several different types of memory. One type is RAM (random-access memory). This is typically used as main memory in a computer environment. RAM refers to read and write memory; that is, you can both write data into RAM and read data from RAM. This is in contrast to ROM, which permits you only to read data. Most RAM is volatile, which means that it requires a steady flow of electricity to maintain its contents. As soon as the power is turned off, whatever data was in RAM is lost.
Computers almost always contain a small amount of read-only memory (ROM) that holds instructions for starting up the computer. Unlike RAM, ROM cannot be written to. An EEPROM (electrically erasable programmable read-only memory) is a special type non-volatile ROM that can be erased by exposing it to an electrical charge. Like other types of ROM, EEPROM is traditionally not as fast as RAM. EEPROM comprise a large number of memory cells having electrically isolated gates (floating gates). Data is stored in the memory cells in the form of charge on the floating gates. Charge is transported to or removed from the floating gates by programming and erase operations, respectively.
Yet another type of non-volatile memory is a Flash memory. A Flash memory is a type of EEPROM that can be erased and reprogrammed in blocks instead of one byte at a time. Many modern PCS have their BIOS stored on a flash memory chip so that it can easily be updated if necessary. Such a BIOS is sometimes called a flash BIOS. Flash memory is also popular in modems because it enables the modem manufacturer to support new protocols as they become standardized.
A typical Flash memory comprises a memory array that includes a large number of memory cells arranged in row and column fashion. Each of the memory cells includes a floating gate field-effect transistor capable of holding a charge. The cells are usually grouped into blocks. Each of the cells within a block can be electrically programmed in a random basis by charging the floating gate. The charge can be removed from the floating gate by a block erase operation. The data in a cell is determined by the presence or absence of the charge in the floating gate.
A synchronous DRAM (SDRAM) is a type of DRAM that can run at much higher clock speeds than conventional DRAM memory. SDRAM synchronizes itself with a CPU's bus and is capable of running at 100 MHZ, about three times faster than conventional FPM (Fast Page Mode) RAM, and about twice as fast EDO (Extended Data Output) DRAM and BEDO (Burst Extended Data Output) DRAM. SDRAM's can be accessed quickly, but are volatile. Many computer systems are designed to operate using SDRAM, but would benefit from non-volatile memory.
For the reasons stated above, and for other reasons stated below which will become apparent to those skilled in the art upon reading and understanding the present specification, there is a need in the art for a non-volatile memory device that can operate in a manner similar to SDRAM operation.
SUMMARY OF THE INVENTION
The above-mentioned problems with memory devices and other problems are addressed by the present invention and will be understood by reading and studying the following specification.
In one embodiment, the present invention provides a non-volatile synchronous flash memory that is compatible with existing SDRAM package pin assignments. It will be apparent from reading the detailed description that system designers with knowledge in SDRAM applications could easily implement the present invention to improve system operation.
In another embodiment, a synchronous memory device comprises an array of memory cells having N addressable sectors, control circuitry to control erase or write operations on the array of memory cells, and protection circuitry coupled to the control circuitry to selectively prevent erase or write operations from being performed on both first and last sectors of the N addressable sectors.
A method of protecting memory locations in a synchronous flash memory device is provided. The method comprises programming a data register having data bits corresponding to the memory locations to either a first or second data state, and preventing erase or write operations to a first memory location if a corresponding data bit is in the first state. The method also comprises allowing the erase or write operations to the first memory location if the corresponding data bit is in the second state.
A method of preventing accidental loss of data in a memory device is also provided. The method comprises programming a register circuit to a first data state, authorizing write and erase operations on the memory device while the register circuit is programmed to the first data state, and programming the register circuit to a second data state. The method further comprises activating a protection circuit in response to programming the register circuit to the second data state, and prohibiting write and erase operations on the memory device while the register circuit is programmed to the second data state unless an electronic key is provided to the protection circuit.
REFERENCES:
patent: 5041886 (1991-08-01), Lee
patent: 5432927 (1995-07-01), Grote et al.
patent: 5526364 (1996-06-01), Roohparvar
patent: 5537354 (1996-07-01), Mochizuki et al.
patent: 5539894 (1996-07-01), Webber
patent: 5546561 (1996-08-01), Kynett et al.
patent: 5566323 (1996-10-01), Ugon
patent: 5598548 (1997-01-01), Matsuo et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5666321 (1997-09-01), Schaefer
patent: 5673222 (1997-09-01), Fukumoto et al.
patent: 5701492 (1997-12-01), Wadsworth et al.
patent: 5751039 (1998-05-01), Kauffman et al.
patent: 5787457 (1998-07-01), Miller et al.
patent: 5936903 (1999-08-01), Jeng et al.
patent: 5943263 (1999-08-01), Roohparvar
patent: 5978273 (1999-11-01), Shigemura
patent: 5995438 (1999-11-01), Jeng et al.
patent: 6026016 (2000-02-01), Gafken
patent: 6026465 (2000-02-01), Mills et al.
patent: 6028798 (2000-02-01), Roohparvar
patent: 6031757 (2000-02-01), Chuang et al.
patent: 6034889 (2000-03-01), Mani et al.
patent: 6137133 (2000-10-01), Kauffman et al.
patent: 6141247 (2000-10-01), Roohparvar et al.
patent: 6154819 (2000-11-01), Larsen et al.
patent: 6490202 (2002-12-01), Roohparvar
patent: 0 806 772 (1997-11-01), None
Micron Semiconductor Products, Inc., “2Mb, Smart 5 BIOS-Optimized Boot Block Flash Memory,”Flash Memorywww.micron.com, copyright 2000, Micron Technology, Inc., pp. 1-12.
Micron, “16 Mb: × 16 SDRAM”Synchronous DRAM, www.micron.com, copyright 1999 Micron Technology, Inc., pp. 1-51.
Roohparvar Frankie F.
Widmer Kevin C.
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
Thai Tuan V.
LandOfFree
Top/bottom symmetrical protection scheme for flash does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Top/bottom symmetrical protection scheme for flash, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Top/bottom symmetrical protection scheme for flash will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3148414