Tolerating memory errors by hot ejecting portions of memory

Details Tolerating memory errors by hot ejecting portions of memory Tolerating memory errors by hot ejecting portions of memory

2005-12-15

2009-10-13

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

Reexamination Certificate

active

07603597

ABSTRACT:
In an information handling system, when a memory location is accessed and there is a bit error detected in that memory location then the memory location is logged into an error-log. The memory locations of the logged bit errors stored in the error-log are evaluated to determine whether there is one or more bit errors in a particular memory range, e.g., a contiguous range of memory locations. If there is one or more bit errors in a memory range, then that memory range may be hot ejected, e.g., disabled from use by the operating system. The bit error may be single bit error and/or multiple bit errors of a memory location.

REFERENCES:
patent: 4922451 (1990-05-01), Lo et al.
patent: 5561627 (1996-10-01), Matsubara et al.
patent: 6691264 (2004-02-01), Huang
patent: 6769081 (2004-07-01), Parulkar
patent: 6904546 (2005-06-01), Wu et al.
patent: 6966012 (2005-11-01), Gandhi
patent: 7043666 (2006-05-01), Wynn et al.
patent: 7076686 (2006-07-01), La Fetra
patent: 7114024 (2006-09-01), Herbst
patent: 2001/0042225 (2001-11-01), Cepulis et al.
patent: 2002/0184557 (2002-12-01), Hughes et al.
patent: 2004/0153903 (2004-08-01), Ditewig et al.
patent: 2004/0255224 (2004-12-01), Yabe
patent: 2005/0022066 (2005-01-01), Herbst
patent: 2005/0060603 (2005-03-01), Pomaranski et al.
patent: 2005/0081093 (2005-04-01), Joly et al.
patent: 2005/0160326 (2005-07-01), Boatright et al.
patent: 2005/0235124 (2005-10-01), Pomaranski et al.
patent: 2005/0268196 (2005-12-01), Chang et al.

Affiliated with

Also associated with

Rating

Tolerating memory errors by hot ejecting portions of memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tolerating memory errors by hot ejecting portions of memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tolerating memory errors by hot ejecting portions of memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4084179