TLB parity error recovery

Details TLB parity error recovery TLB parity error recovery

2005-05-31

2005-05-31

Beausoliel, Robert (Department: 2184)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S053000, C714S054000, C711S206000, C711S207000

Reexamination Certificate

active

06901540

ABSTRACT:
A microprocessor, data processing system, and method are disclosed for handling parity errors in an address translation facility such as a TLB. The microprocessor includes a load/store unit configured to generate an effective address associated with a load/store instruction. An address translation unit adapted to translate the effective address to a real address using a translation lookaside buffer (TLB). The address translation unit includes a parity checker configured to verify the parity of the real address generated by the TLB and to signal the load store unit when the real address contains a parity error. The load store unit is configured to initiate a TLB parity error interrupt routine in response to the signal from the translation unit. In one embodiment, the TLB interrupt routine selectively invalidates the TLB entry that contained the parity error. The load/store unit preferably includes an effective to real address table (ERAT) containing a set of address translations. In this embodiment, the load/store unit invokes the address translation unit to translate the effective address only if the effective address misses in the ERAT. The LSU may suitably include an ERAT miss queue (EMQ) adapted to retain an effective address that misses in the ERAT until the address translation unit completes the translation process. In this embodiment, the EMQ is configured to issue a TLB parity error interrupt signal to initiate the TLB parity error interrupt routine. In one embodiment, the TLB interrupt routine loads a data address register (DAR) of the microprocessor with the effective address of the instruction that resulted in the parity error. The TLB interrupt routine may further set a data storage interrupt routine status register (DSISR) to indicate the TLB parity error.

REFERENCES:
patent: 5937437 (1999-08-01), Roth et al.
patent: 5987585 (1999-11-01), Motoyama et al.
patent: 6032230 (2000-02-01), Fuller et al.
patent: 6134699 (2000-10-01), Steenburgh et al.
patent: 6332181 (2001-12-01), Bossen et al.
patent: 6336168 (2002-01-01), Frederick et al.
patent: 6338128 (2002-01-01), Chang et al.
patent: 6393536 (2002-05-01), Hughes et al.

Affiliated with

Also associated with

Rating

TLB parity error recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with TLB parity error recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and TLB parity error recovery will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3376634