Timing recovery with variable bandwidth phase locked loop...

Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

07154979

ABSTRACT:
A timing recovery system includes a phase locked loop with a variable bandwidth loop filter, several data dependent gain units, and three proportional paths with non-linear control. The system provides excellent jitter tolerance with a wide variation in data density and large amplitude jitter with a wide frequency range. The gain of both an included loop filter and a phase detector may be varied with both frequency and data density. Direct, unfiltered adjustments may be made to phase based on a received data pattern and phase error magnitude to reduce loop latency and provide temporary and immediate boost in the loop gain of the phase locked loop. Direct, unfiltered adjustments may also be made to phase based on the sign of the first differential of an accumulator output during long strings of zeros to help maintain tracking even with a very low data density.

REFERENCES:
patent: 5247544 (1993-09-01), LaRosa et al.
patent: 5448598 (1995-09-01), Yousefi et al.
patent: 5574757 (1996-11-01), Ogawa
patent: 6031428 (2000-02-01), Hill
patent: 6614316 (2003-09-01), Masenas et al.
patent: 6630868 (2003-10-01), Perrott et al.
patent: 6735259 (2004-05-01), Roberts et al.
patent: 2003/0053576 (2003-03-01), Cao
patent: 0067420 (2000-09-01), None
“LXT360 T1/E1 LH/SH Transceiver,” [online], [retrieved Jan. 17, 2002], retrieved from the Internet: <URL:http://www/intel.com/design
etwork/products/wan/tecarrier/lxt360.htm>.
“LXT360—Integrated T1/E1 LH/SH Transceiver for DS1/DSC-1 or PRI Applications,” Order No. 249031-001, Jan. 2001, pp. 1-54.
“A New Symbol Synchronizer with Reduced Timing Jitter for QAM Systems”, Zhang Hang and Markku Renfors, IEEE, 1995, pp. 1292-1296.
XP 000608506, IEEE Transactions on Communications, vol. COM-34, No. 5, May 1986, “A BPSK/QPSK Timing-Error Detector for Sampled Receivers” Floyd M. Gardner, pp. 423-429.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Timing recovery with variable bandwidth phase locked loop... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing recovery with variable bandwidth phase locked loop..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing recovery with variable bandwidth phase locked loop... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3663219

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.