Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-12-23
2000-11-07
Cabeca, John W.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710107, 710119, 710120, 711150, 711151, 711148, 711167, G06F 1200
Patent
active
061450421
ABSTRACT:
A data storage system wherein a main frame computer section having main frame processors for processing data is coupled to a bank of disk drives through an interface. The interface includes a bus having: an bus-select/address/command portion; bus-grant/data/clock-pulse portion; a bus queue portion; and an ending-status portion. A plurality of addressable memories is coupled to the bus. A plurality of controllers is coupled to the bus. Each one thereof being adapted: to assert on the bus-select/command/address portion of the bus, during a controller initiated bus select assert interval, a command. The addressed memory is adapted to produce on the queue portion of the bus a queue signal a predetermined time after a controller initiated bus select assert interval. The queue signal terminates the bus select interval. Another one of the controllers is adapted to provide on the bus-select/address/command portion of the bus another address and command after the queue signal terminates the bus select assert interval. The memory is adapted to write, in response to the write operation request by the controller during the bus grant interval, the data on the bus-grant/data/clock-pulse portion of the bus into the addressed memory in response the bus write clock pulses produced by the controller on the bus-grant/data/clock-pulse portion of the bus. The memory is adapted to remove the bus grant signal upon completion of the write operation requested by the controller terminating the bus grant interval and to produce an ending-status signal and ending-status data on the ending-status bus upon the addressed memory's completion of the write operation requested by the controller.
REFERENCES:
patent: 4873626 (1989-10-01), Gifford
patent: 5809340 (1998-09-01), Bertone et al.
patent: 5822777 (1998-10-01), Leshem et al.
patent: 5842005 (1998-11-01), Walsh et al.
patent: 5850528 (1998-12-01), Walton et al.
patent: 5875343 (1999-02-01), Binford et al.
Cabeca John W.
EMC Corporation
Vital Pierre M.
LandOfFree
Timing protocol for a data storage system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing protocol for a data storage system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing protocol for a data storage system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1652338