Timing exact design conversions from FPGA to ASIC

Details Timing exact design conversions from FPGA to ASIC Timing exact design conversions from FPGA to ASIC

2008-04-08

2008-04-08

Siek, Vuthe (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07356799

ABSTRACT:
Timing exact design conversions from an original field programmable device to an application specific device is disclosed. In a first aspect, a design conversion from a field programmable gate array (FPGA) to an application specific integrated circuit (ASIC) comprises a user configurable element in the FPGA replaced by a mask configurable element in the ASIC. In a second aspect, an FPGA design conversion to an ASIC comprises converting a user configurable memory bit pattern generated by a software tool to program the programmable content of the FPGA to a hard-wired metal pattern for the ASIC.

REFERENCES:
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4706216 (1987-11-01), Carter
patent: 4761768 (1988-08-01), Turner et al.
patent: 4864161 (1989-09-01), Norman et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 5164612 (1992-11-01), Kaplinsky
patent: 5191241 (1993-03-01), McCollum et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5563526 (1996-10-01), Hastings et al.
patent: 5581501 (1996-12-01), Sansbury et al.
patent: 5625221 (1997-04-01), Kim et al.
patent: 5629637 (1997-05-01), Trimberger et al.
patent: 5679967 (1997-10-01), Janai et al.
patent: 5684744 (1997-11-01), Orgill et al.
patent: 5701233 (1997-12-01), Carson et al.
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5844422 (1998-12-01), Trimberger et al.
patent: 5880598 (1999-03-01), Duong
patent: 5943574 (1999-08-01), Tehrani et al.
patent: 5949710 (1999-09-01), Pass et al.
patent: 6018476 (2000-01-01), Madurawe et al.
patent: 6018624 (2000-01-01), Baxter
patent: 6097211 (2000-08-01), Couts-Martin et al.
patent: 6134173 (2000-10-01), Cliff et al.
patent: 6191614 (2001-02-01), Schultz et al.
patent: 6209118 (2001-03-01), LaBerge
patent: 6242767 (2001-06-01), How et al.
patent: 6262596 (2001-07-01), Schultz et al.
patent: 6275065 (2001-08-01), Mendel
patent: 6331784 (2001-12-01), Mason et al.
patent: 6331789 (2001-12-01), Or-Bach
patent: 6420925 (2002-07-01), Fifield et al.
patent: 6448808 (2002-09-01), Young et al.
patent: 6480027 (2002-11-01), Ngai et al.
patent: 6480954 (2002-11-01), Trimberger et al.
patent: 6496887 (2002-12-01), Plants
patent: 6504742 (2003-01-01), Tran et al.
patent: 6515511 (2003-02-01), Sugibayashi et al.
patent: 6525953 (2003-02-01), Johnson
patent: 6582980 (2003-06-01), Feldman et al.
patent: 6588006 (2003-07-01), Watkins
patent: 6613611 (2003-09-01), How et al.
patent: 6614259 (2003-09-01), Couts-Martin et al.
patent: 6627985 (2003-09-01), Huppenthal et al.
patent: 6633181 (2003-10-01), Rupp
patent: 6737675 (2004-05-01), Patel et al.
patent: 6738962 (2004-05-01), Flaherty et al.
patent: 6781409 (2004-08-01), Turner
patent: 6798240 (2004-09-01), Pedersen
patent: 2001/0003428 (2001-06-01), Or-Bach
patent: 2001/0028059 (2001-10-01), Emma et al.
patent: 2001/0047509 (2001-11-01), Mason et al.
patent: 2002/0186044 (2002-12-01), Agrawal et al.
patent: 2003/0001615 (2003-01-01), Sueyoshi et al.
patent: 2003/0023762 (2003-01-01), Dhir et al.
patent: 2003/0085733 (2003-05-01), Pugh et al.
Ashok K. Sharma, “Programmable Logic Handbook—PLDs, CPLDs, & FPGAs”, 1998, pp. 99-171, McGraw-Hill, USA.

Affiliated with

Also associated with

Rating

Timing exact design conversions from FPGA to ASIC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing exact design conversions from FPGA to ASIC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing exact design conversions from FPGA to ASIC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2776554