Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2005-07-19
2005-07-19
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S169000, C711S154000, C713S400000, C713S503000
Reexamination Certificate
active
06920540
ABSTRACT:
A memory system includes a memory controller and a memory component coupled to each other. An interface of the memory component is configured to receive a first signal from the memory controller with read request information, retrieve the read data information from the memory core in response to the request information, and transmit to the memory controller a second signal containing the read data information. The read data information includes read data symbols, where the average duration of the read data symbols, measured at the interface, defines a symbol time interval. A first external access time is measured at the interface between a first read request and read data transmitted by the interface in response to the first read request. A second external access time interval is measured at the interface between a second read request and read data transmitted by the interface in response to the second read request. The difference between the first external access time and the second external access time is greater than one-half of the symbol time interval.
REFERENCES:
patent: 3753232 (1973-08-01), Sporer
patent: 4893318 (1990-01-01), Potash et al.
patent: 5077759 (1991-12-01), Nakahara
patent: 5268639 (1993-12-01), Gasbarro et al.
patent: 5325053 (1994-06-01), Gasbarro et al.
patent: 5357195 (1994-10-01), Gasbarro et al.
patent: 5554945 (1996-09-01), Lee et al.
patent: 5589788 (1996-12-01), Goto
patent: 5614855 (1997-03-01), Lee et al.
patent: 5657481 (1997-08-01), Farmwald et al.
patent: 5671231 (1997-09-01), Cooper
patent: 5684421 (1997-11-01), Chapman et al.
patent: 5805603 (1998-09-01), Araki et al.
patent: 5828568 (1998-10-01), Sunakawa et al.
patent: 5831929 (1998-11-01), Manning
patent: 5872736 (1999-02-01), Keeth
patent: 5892981 (1999-04-01), Wiggers
patent: 5910920 (1999-06-01), Keeth
patent: 5917760 (1999-06-01), Millar
patent: 5926034 (1999-07-01), Seyyedy
patent: 5940608 (1999-08-01), Manning
patent: 5940609 (1999-08-01), Harrison
patent: 5946244 (1999-08-01), Manning
patent: 5953284 (1999-09-01), Baker et al.
patent: 5963502 (1999-10-01), Watanabe et al.
patent: 5986955 (1999-11-01), Sick et al.
patent: 6000022 (1999-12-01), Manning
patent: 6006339 (1999-12-01), McClure
patent: 6011732 (2000-01-01), Harrison et al.
patent: 6016282 (2000-01-01), Keeth
patent: 6026050 (2000-02-01), Baker et al.
patent: 6029250 (2000-02-01), Keeth
patent: 6047346 (2000-04-01), Lau et al.
patent: 6101152 (2000-08-01), Farmwald et al.
patent: 6125157 (2000-09-01), Donnelly et al.
patent: 6128244 (2000-10-01), Thompson et al.
patent: 6160423 (2000-12-01), Haq
patent: 6169434 (2001-01-01), Portmann
patent: 6262921 (2001-07-01), Manning
patent: RE37452 (2001-11-01), Donnelly et al.
patent: 6316980 (2001-11-01), Vogt et al.
patent: 6330683 (2001-12-01), Jeddeloh
patent: 6359815 (2002-03-01), Sato et al.
patent: 6362995 (2002-03-01), Moon
patent: 6369627 (2002-04-01), Tomita
patent: 6373293 (2002-04-01), Best
patent: 6374360 (2002-04-01), Keeth et al.
patent: 6378079 (2002-04-01), Mullarkey
patent: 6510503 (2003-01-01), Gillingham et al.
patent: 2001/0021141 (2001-09-01), Ikeda et al.
patent: 2001/0026479 (2001-10-01), Yagishita
patent: 2001/0047450 (2001-11-01), Gillingham et al.
patent: 2002/0075748 (2002-06-01), Benzinger et al.
patent: 2002/0174311 (2002-11-01), Ware et al.
patent: 2002/0191475 (2002-12-01), Lee et al.
patent: 2355571 (2001-04-01), None
patent: WO 01/85884 (2001-11-01), None
Abdelrahman, Accessed Jul. 3, 2002, “Scheduling of wavefront parallelism on scalable shared-memory multiprocessors,”IEEE Xplore, http://ieeexplore.ieee.org.
Hammamoto et al., 1998, “400-MHz random column operating SDRAM techniques with self-skew compensation,”IEEE Journal of Solid-State Circuits, 33:770-778.
Sidiropoulos, 1997, “A 700-Mb/pin CMOS signaling interface using current integrating receivers,”IEEE Journal of Solid-State Circuits, 32:681-690.
Yoshimura, 1996, “A 622-Mb/s bit/frame synchronizer for high-speed backplane data communication,”IEEE Journal of Solid-State Circuits, 31:1063-1066.
Wang et al., 2001, “A 500-Mb/s quadruple data rate SDRAM interface using a skew cancellation technique,”IEEE Journal of Solid-State Circuits, 36:648-657.
Sato et al., 1999, “A 5-Gbyte/s data-transfer scheme with bit-to-bit skew control for synchronous DRAM,”IEEE Journal of Solid-State Circuits, 34:653-660.
Maheshwari, 1999, “Optimizing large multiphase level-clocked circuits,”IEEE Journal of Solid-State Circuits, 18:1249-1264.
Yeung et al., 2000, “A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation,”IEEE Journal of Solid-State Circuits, 35:1619-1627.
IEEE International Solid-State Circuits Conference, Digest of Technical Papers,ISSCC, Feb. 1995, John H. Wuorinen, Publisher.
“High-performance parallel interface-framing protocol (HIPPI-FP)”,American National Standard for Information Technology, 210-1998.
Sato et al., “5GByte/s data transfer scheme with bit-to-bit skew control for synchronous DRAM,”Symposium on VLSI Circuits—Digest of Technical Papers, Jun. 11-13, 1998/ Honolulu, Hawaii.
1998, “Media access control (MAC) parameters, physical layer, repeater and management parameters for 1000 Mb/s operation—supplement to carrier sense multiple access with collision detection (CSMA/CD) access method & physical layer specifications,”IEEE Draft P802.3z/D5.0—LAN MAN Standards Committee of the IEEE Computer Socitety.
Chang et al., “A 2 Gb/s/pin Asymmetric Serial Link,”Dept. of Electrical Engineering, Stanford University, Serial Link:1-24.
Chang et al., “A 2 Gb/s Asymmetric Serial Link for High-Bandwidth Packet Switches,”Computer System Laboratory, Stanford University, pp. 1-9.
Chang et al., “A 2Gb/s/pin CMOS Asymmetric Serial Link,”Computer System Laboratory, Stanford University, p 1-2.
McKeown et al., “The Tiny Tera: A Packet Switch Core,”Depts. Of Electrical Engineering and Computer Science, Stanford University, p 1-13.
Hampel Craig E.
Perego Richard E.
Sidiropoulos Stefanos S.
Tsern Ely K.
Ware Fredrick A.
Morgan, Lewis & Bockium, LLP
Peugh Brian R.
Rambus Inc.
Sparks Donald
LandOfFree
Timing calibration apparatus and method for a memory device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Timing calibration apparatus and method for a memory device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing calibration apparatus and method for a memory device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3384090