Timing analysis for programmable logic

Details Timing analysis for programmable logic Timing analysis for programmable logic

2007-06-19

2007-06-19

Garbowski, Leigh M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

10874996

ABSTRACT:
Programming software for mask-programmable logic devices provides a timing estimation to the user for the user's logic design during the compilation stage, notwithstanding that the software is not aware of the ultimate placement and routing of the design, which will be performed by the mask-programmable logic device supplier. The software includes a timing model based on actual delay measurements for different user designs in similar devices.

REFERENCES:
patent: 5068603 (1991-11-01), Mahoney
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5550839 (1996-08-01), Buch et al.
patent: 5815405 (1998-09-01), Baxter
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5874834 (1999-02-01), New
patent: 5946478 (1999-08-01), Lawman
patent: 6091262 (2000-07-01), New
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6177844 (2001-01-01), Sung et al.
patent: 6242945 (2001-06-01), New
patent: 6311316 (2001-10-01), Huggins et al.
patent: 6385760 (2002-05-01), Pileggi et al.
patent: 6486702 (2002-11-01), Ngai et al.
patent: 6490707 (2002-12-01), Baxter
patent: 6492833 (2002-12-01), Asson et al.
patent: 6515509 (2003-02-01), Baxter
patent: 6526563 (2003-02-01), Baxter
patent: 6625788 (2003-09-01), Vashi et al.
patent: 6643832 (2003-11-01), Ray et al.
patent: 6938236 (2005-08-01), Park et al.
patent: 2004/0002844 (2004-01-01), Jess et al.
patent: 2004/0088663 (2004-05-01), Wu et al.
patent: 2004/0205683 (2004-10-01), Kovacs-Birkas et al.
patent: 2004/0216072 (2004-10-01), Alpert et al.
patent: 2004/0243964 (2004-12-01), McElvain et al.
Xilinx,HardWire Data Book, “XC3300 Family HardWire Logic Cell Arrays,” Preliminary Product Specification, 1991.
Xilinx,HardWire Data Book, pp. 1-1 through 2-28, 1994.
Mehendale, M., “A System for Behavior Extraction from FPGA Implementations of Synchronous Designs,”IEEE Proceedings, The Fifth International Conference on VLSI Design, Jan. 4-7, 1992, pp. 320-321.

Affiliated with

Also associated with

Rating

Timing analysis for programmable logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing analysis for programmable logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing analysis for programmable logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3844706