Time-multiplexed routing in a programmable logic device...

Details Time-multiplexed routing in a programmable logic device... Time-multiplexed routing in a programmable logic device...

2005-12-20

2005-12-20

Le, Don (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S046000

Reexamination Certificate

active

06977520

ABSTRACT:
Programmable logic device interconnection resources include bus wires. A bus wire provides a programmable signal path across the programmable logic device from several logic device outputs to several other logic device inputs.Serializing circuitry multiplexes multiple device output signals and drives time-multiplexed data signals on the bus wires. Bus registers placed at the ends of bus wires register or buffer the data signals transmitted over the bus wires. The registered signals are passed on to deserializing circuitry for demultiplexing data signals to provide parallel device input signals. The bus registers, and the serializing/deserializing circuitry are clocked at a rate faster than the device system clock to schedule the use of the bus wires for transmission of multiple device input/output signals over the bus wires within a system clock cycle.

REFERENCES:
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5689195 (1997-11-01), Cliff et al.
patent: 6107825 (2000-08-01), Lane et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6272655 (2001-08-01), Hecht et al.
patent: 6429681 (2002-08-01), Hutton
patent: 6617877 (2003-09-01), Cory et al.
patent: 2003/0112031 (2003-06-01), Agrawal et al.
Giovanni De Micheli,Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., New York, 1994, Chapter 9, pp. 441-503.
Amit Singh, et al.,Interconnect Pipelining in a Throughput-Intensive FPGA Architecture, FPGA 2001, Feb. 11-13, 2001, Monterey, CA, USA, pp. 153-160.
Deshanand Singh, et al.,The Case for Registered Routing Switches in Field Programmable Gate Arrays, FPGA 2001, Feb. 11-13, 2001, Monterey, CA, USA, pp. 161-169.

Affiliated with

Also associated with

Rating

Time-multiplexed routing in a programmable logic device... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Time-multiplexed routing in a programmable logic device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Time-multiplexed routing in a programmable logic device... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3498345