Tiered routing architecture for field programmable gate arrays

Details Tiered routing architecture for field programmable gate arrays Tiered routing architecture for field programmable gate arrays

1996-08-03

2000-07-25

Santamauro, Jon

Electronic digital logic circuitry

Multifunctional or programmable

Array

H03K 19177

Patent

active

060940662

ABSTRACT:
A field programmable gate array has multiple logic units interconnected via level-0 routing structure to form tier 0 logic tiles. The level-0 routing structure has horizontal wiring and vertical wiring that is interconnected via a horizontal-to-vertical directional routing switch that transfers signals from the horizontal wiring to the vertical wiring. The tier 0 logic tiles are nested within and interconnected by a level-1 routing structure to form tier 1 logic tiles. The level-1 routing structure has horizontal wiring and vertical wiring that is interconnected via a vertical-to-horizontal directional routing switch that transfers signals from the vertical wiring to the horizontal wiring. The level-0 routing structure is also interconnected to the level-1 routing structure via inter-level routing switches. Signals traveling between any two logic units within a common tier 0 logic tile traverse at most one directional routing switch within the level-0 routing structure. As a result, the path delay between any two logic units is approximately equal and independent of the placement of the logic units within the tier 0 logic tile. Signals traveling between any two logic units in different tier 0 logic tiles traverse at most one directional routing switch within the level-1 routing structure and two inter-level routing switches. The path delay between any two logic units in different tiles is also approximately equal and independent of the placement of the logic units within the different tier 0 logic tiles. Additionally, the routing delays throughout the FPGA are independent of fanout of the routing net and independent of the number of wires used for the net.

REFERENCES:
patent: 4847612 (1989-07-01), Kaplinsky
patent: 5376844 (1994-12-01), Pedersen
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5903165 (1999-05-01), Jones et al.

Affiliated with

Also associated with

Rating

Tiered routing architecture for field programmable gate arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Tiered routing architecture for field programmable gate arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Tiered routing architecture for field programmable gate arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1339091