Through-wafer vias

Details Through-wafer vias Through-wafer vias

2007-05-03

2010-11-09

Such, Matthew W (Department: 2891)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

Reexamination Certificate

active

07829462

ABSTRACT:
A through-wafer via interconnect region is in a circuit portion of a wafer, the circuit portion including at least one electrically conducting metal layer and configured for use, after dicing of the wafer, as one of a plurality of layers stacked vertically to form a three dimensional integrated circuit. Within the metal layer in the circuit portion, the metal is removeably distributed such that the ratio of metal to nonmetal area, within the via region, varies by less than a predetermined amount from the ratio of metal to nonmetal area outside the via region.

REFERENCES:
patent: 4855017 (1989-08-01), Douglas
patent: 4961821 (1990-10-01), Drake et al.
patent: 5300816 (1994-04-01), Lee et al.
patent: 5421083 (1995-06-01), Suppelsa et al.
patent: 5501893 (1996-03-01), Laermer et al.
patent: 5739587 (1998-04-01), Sato
patent: 6278181 (2001-08-01), Maley
patent: 6356173 (2002-03-01), Nagata et al.
patent: 6458615 (2002-10-01), Fedder et al.
patent: 6565730 (2003-05-01), Chakravorty et al.
patent: 6590165 (2003-07-01), Takada et al.
patent: 6607938 (2003-08-01), Kwon et al.
patent: 6611052 (2003-08-01), Poo et al.
patent: 6716737 (2004-04-01), Plas et al.
patent: 6717071 (2004-04-01), Chang et al.
patent: 6852627 (2005-02-01), Sinha et al.
patent: 6876076 (2005-04-01), Gloria et al.
patent: 6960479 (2005-11-01), Li et al.
patent: 6960495 (2005-11-01), Vyvoda et al.
patent: 6963483 (2005-11-01), Chakravorty et al.
patent: 6968110 (2005-11-01), Patel et al.
patent: 6984561 (2006-01-01), Herner et al.
patent: 6995072 (2006-02-01), Walker et al.
patent: 7060595 (2006-06-01), Ou et al.
patent: 7498520 (2009-03-01), Osaka et al.
patent: 2002/0134581 (2002-09-01), Figueroa
patent: 2002/0163072 (2002-11-01), Gupta et al.
patent: 2003/0003724 (2003-01-01), Uchiyama et al.
patent: 2003/0104649 (2003-06-01), Ozgur et al.
patent: 2004/0069529 (2004-04-01), Oggioni et al.
patent: 2004/0084761 (2004-05-01), Karthikeyan et al.
patent: 2004/0119166 (2004-06-01), Sunohara
patent: 2004/0166688 (2004-08-01), Xie et al.
patent: 2005/0093048 (2005-05-01), Griffiths
patent: 2005/0093049 (2005-05-01), Kundalgurki et al.
patent: 2005/0099762 (2005-05-01), Wermer et al.
patent: 2005/0224921 (2005-10-01), Gupta et al.
patent: 2005/0287760 (2005-12-01), Yan et al.
patent: 2006/0003566 (2006-01-01), Emesh
patent: 095723 (1999-06-01), None
patent: WO 8302368 (1983-07-01), None
patent: WO 9908318 (1999-02-01), None
Semiconductor Equipment Assessment, Results Bulletin, Microsystems Production Evaluated STS Aspect Silicon Etch Cluster Tool, available online at: http://www.sea.rl.ac.uk/NewSEA
ewpubs/microspect/microspect—results.pdf.
Garrou, Phillip, Future ICs Go Vertical, Research & Development Institute, Feb. 1, 2005, pp. 1-8.
George, S. M. et al., Surface Chemistry for Atomic Layer Growth, J. Phys. Chem., vol. 100, No. 31, 1996, pp. 13121-13131.
Eisenbraun,et al., 3D Integration—The packaging technology for tomorrow's performance needs, Chip 9, pp. 14-17 (Unaxis Semiconductors, Sep. 2003).
Liu, Progress in MEMS and Micro Systems Research, IMAPS/ACerS 1st International Conference and Exhibition on Ceramic Interconnect and Ceramic Microsystems Technologies (CICMT), Baltimore Marriott Waterfront Hotel, Baltimore, MD (Apr. 10-13, 2005).
Pham, et al., IC-Compatible Two-Level Bulk Micromachining Process Module for RF Silicon Technology, IEEE Transactions on Electron Devices, vol. 48, No. 8, pp. 1756-1764 (Aug. 2001).

Affiliated with

Also associated with

Rating

Through-wafer vias does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Through-wafer vias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Through-wafer vias will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4159404