Threshold voltage scalable buffer with reference level

Details Threshold voltage scalable buffer with reference level Threshold voltage scalable buffer with reference level

1997-08-22

1999-01-19

Santamauro, Jon

Electronic digital logic circuitry

Interface

Logic level shifting

326 81, 326 83, H03K 190185

Patent

active

058617639

ABSTRACT:
A buffer circuit (10). The buffer circuit (10) includes a first inverter (12) with a first current limiter (18) that limits the standby current used by the first inverter (12). Further, the buffer circuit (10) includes a second inverter (14) that is coupled to an output of the first inverter (12). The input buffer (10) converts a first logic level of an input signal provided to the first inverter (12) to a second logic level at an output of the second inverter (14). The buffer circuit (10) also includes a second current limiting circuit (16) that is coupled between the first and second inverters (12 and 14) to further limit the standby current in the buffer circuit (10).

REFERENCES:
patent: 4672243 (1987-06-01), Kirsch
patent: 5150186 (1992-09-01), Pinney et al.
patent: 5304867 (1994-04-01), Morris
patent: 5406139 (1995-04-01), Sharpe-Geisler
patent: 5465234 (1995-11-01), Hannai
patent: 5594361 (1997-01-01), Campbell
patent: 5703500 (1997-12-01), Vo

Affiliated with

Also associated with

Rating

Threshold voltage scalable buffer with reference level does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Threshold voltage scalable buffer with reference level, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Threshold voltage scalable buffer with reference level will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1249625