Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2005-06-14
2005-06-14
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
Reexamination Certificate
active
06907520
ABSTRACT:
A method and apparatus for predicting load addresses and identifying new threads of instructions for execution in a multithreaded processor. A load prediction unit scans an instruction window for load instructions. A load prediction table is searched for an entry corresponding to a detected load instruction. If an entry is found in the table, a load address prediction is made for the load instruction and conveyed to the data cache. If the load address misses in the cache, the data is prefetched. Subsequently, if it is determined that the load prediction was incorrect, a miss counter in the corresponding entry in the load prediction table is incremented. If on a subsequent detection of the load instruction, the miss counter has reached a threshold, the load instruction is predicted to miss. In response to the predicted miss, a new thread of instructions is identified for execution.
REFERENCES:
patent: 5377336 (1994-12-01), Eickemeyer et al.
patent: 5758142 (1998-05-01), McFarling et al.
patent: 5822788 (1998-10-01), Kahn et al.
patent: 5933627 (1999-08-01), Parady
patent: 6182210 (2001-01-01), Akkary et al.
Yoaz et al., “Speculation Techniques for Improving Load Related Instruction Scheduling,” May 1999, pp. 42-53.
Chen et al., “Effective Hardware-Based Data Prefetching for High-Performance Processors,” 1993, pp. 609-623.
“Load Latency Tolerance In Dynamically Scheduled Processors”; IEEE 98; Srinivasan & Lebeck; Duke University, Department of Computer Science; Durham, North Carolina.
“Discrete Last-Address Predictor”; Morancho, Llaberia, & Olive; Universitat Politecnica de Catalunya, Department d'Arquitectura de Computadores; Barcelona (Spain).
“Understanding the Differences Between Value Prediction and Instruction Reuse”; Sodani & Sohi; University of Wisconsin-Madison, Computer Sciences Department; Madison, Wisconsin.
“The Predictability of Data Values”; Sazeides & Smith; University of Wisconsin-Madison, Department of Electrical and Computer Engineering; Madison, Wisconsin.
“Speculative Execution via Address Prediction and Data Prefetching”; Gonzalez & Gonzalez; Universitat Politecnica de Catalunya, Department d'Arquitectura de Computadors; Barcelona (Spain).
Chan Eddie
Huisman David J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Rankin Rory D.
Sun Microsystems Inc.
LandOfFree
Threshold-based load address prediction and new thread... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Threshold-based load address prediction and new thread..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Threshold-based load address prediction and new thread... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3518428