Three level pre-buffer voltage level shifting circuit and method

Details Three level pre-buffer voltage level shifting circuit and method Three level pre-buffer voltage level shifting circuit and method

1999-04-26

2000-10-10

Tokar, Michael

Electronic digital logic circuitry

Interface

Supply voltage level shifting

326 83, 326 68, H03K 190185

Patent

active

06130557&

ABSTRACT:
A buffer circuit utilizes a single gate oxide pre-buffer voltage level shifting circuit on, for example, an output buffer of an I/O pad, to accommodate different I/O pad supply voltages while maintaining normal operating voltages (degradation levels) across boundaries of single gate oxide devices that form the buffer. The single gate oxide output buffer can operate at several different supply voltages. A pre-buffer voltage level shifting circuit includes a multi-supply voltage level shifting circuit having single gate oxide devices coupled to produce a pre-buffer output signal to an output buffer. A single gate oxide cross coupled active load is coupled to the multi-supply voltage level shifting circuit and provides suitable drive voltages to at least one of cascaded buffer transistors.

REFERENCES:
patent: 5510731 (1996-04-01), Dingwall
patent: 5723987 (1998-03-01), Ronen
patent: 5821800 (1998-10-01), Le et al.
patent: 5966030 (1999-10-01), Schmitt et al.
patent: 6064227 (2000-05-01), Saito
patent: 6064229 (2000-05-01), Morris

Affiliated with

Also associated with

Rating

Three level pre-buffer voltage level shifting circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Three level pre-buffer voltage level shifting circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three level pre-buffer voltage level shifting circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2259658