Three input arithmetic logic unit with mask generator

Details Three input arithmetic logic unit with mask generator Three input arithmetic logic unit with mask generator

1995-06-07

1997-02-04

Robertson, David L.

Boots, shoes, and leggings

364DIG1, G06F 738

Patent

active

056008473

ABSTRACT:
A data processing apparatus includes a three input arithmetic logic unit (230) that generates a combination of the three inputs that is selected by a function signal. Data registers (200) store the three data inputs and the arithmetic logic unit output. The second input signal comes from a controllable barrel rotator (235). The rotate amount is a default rotate amount stored in a special data register, a predetermined set of bits of data recalled from a data register or zero. A one's constant source (236) is connected to the barrel rotator (235) to supply a multibit digital signal of "1". This permits generating a second input signal of the form 2.sup.N, with N being the rotate amount. The output of the barrel rotator (235) may be stored independently of the arithmetic logic unit (230) result. A controllable shifter is an alternative to the barrel rotator (235). The third input signal comes from a multiplexer (233) that selects between an instruction specified immediate field, data recalled from a data register or a mask input from a mask generator (239). One preferred form of the mask has a number of right justified 1's corresponding to a mask input signal. This mask input signal may be the default barrel rotate amount or a predetermined number of the least significant bits of a third input signal as selected by a multiplexer. A second preferred form of the mask is selected one of the left most 1, the right most 1, the left most bit change or the right most bit change of a predetermined set of the least significant bits of data recalled from a data register. In the preferred embodiment of this invention, the three input arithmetic logic unit (230) is embodied in a data processor circuits as a part of a multiprocessor integrated circuit (100) used in image processing.

REFERENCES:
patent: 4064421 (1977-12-01), Gajski et al.
patent: 4180861 (1979-12-01), Armstrong et al.
patent: 4467444 (1984-08-01), Harmon, Jr. et al.
patent: 4760517 (1988-07-01), Miller et al.
patent: 4785393 (1988-11-01), Chu et al.
patent: 4860375 (1989-08-01), McCubbrey et al.
patent: 5051940 (1991-09-01), Vassiliadis et al.

Affiliated with

Also associated with

Rating

Three input arithmetic logic unit with mask generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Three input arithmetic logic unit with mask generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three input arithmetic logic unit with mask generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-688992