Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Patent
1996-11-26
1998-04-28
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
257692, 257673, 257693, 257698, 257696, 257737, H01L 2348, H01L 2504, H01L 2302, H01L 23495
Patent
active
057448272
ABSTRACT:
A three dimensional stack package device that can realize vertical electrical interconnection of the stacked individual package devices without a cost increase or additional complicated processing steps. The three dimensional package device includes a plurality of individual semiconductor devices, each individual semiconductor device including (1) a semiconductor chip, (2) a protective body for encapsulating the semiconductor chip, (3) a lead frame comprising inner lead portions electrically interconnected to the semiconductor chip and included within the protective body, outer lead portions formed as a single body with the inner lead portions, and coupling lead portions located between the inner and outer lead portions and having a top surface exposed upward from the protective body, and (4) a plurality of vertical interconnection elements attached to a back surface of the coupling lead portions and exposed from the protective body in a direction opposing the exposed top surface of the coupling lead portions, whereby, an electrical interconnection of the plurality of individual semiconductor devices is accomplished by the coupling lead portions and the vertical interconnection elements, and electrical interconnection of the three dimensional stack package device to an external circuit device is accomplished by the outer lead portions of a lowermost semiconductor device.
REFERENCES:
patent: 5365107 (1994-11-01), Kuraishi et al.
patent: 5519251 (1996-05-01), Sato et al.
patent: 5583371 (1996-12-01), Hori
patent: 5583375 (1996-12-01), Tsubosaki et al.
patent: 5608265 (1997-03-01), Kitano et al.
patent: 5612569 (1997-03-01), Murakami et al.
patent: 5621242 (1997-04-01), Mok et al.
patent: 5625221 (1997-04-01), Kim et al.
Ahn Seung Ho
An Min Cheol
Choi Ki Won
Jeong Do Soo
Jeong Hyeon Jo
Samsung Electronics Co,. Ltd.
Thomas Tom
Williams Alexander Oscar
LandOfFree
Three dimensional stack package device having exposed coupling l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Three dimensional stack package device having exposed coupling l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Three dimensional stack package device having exposed coupling l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1534732