Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2005-01-11
2005-01-11
An, Meng-Al T. (Department: 2126)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
C718S100000
Reexamination Certificate
active
06842853
ABSTRACT:
In processor architectures that support allocation of register windows to called procedures, functions or methods, register windowing mechanisms can be used to facilitate suspension of a mutator thread (or mutator threads) while imposing negligible overhead on the mutator computation during periods when thread suspension is not requested. Reduced Instruction Set Computer-(RISC)-oriented processor architectures often employ register windows (typically partially-overlapped register windows) and can therefore benefit from the technique. Variations can be employed even in processors (RISC or otherwise) that do not employ register windowing as long as the processor (by itself or in cooperation with software) provides facilities for allocating and reclaiming resources in correspondence with calls to, and returns from, procedures, functions or methods. Mechanisms are provided to spill values from the fixed set of resources to a secondary store and to fill values from the secondary store into the fixed set in correspondence with function call triggered overflows and function return triggered underflows. In some configurations, modified spill and/or fill mechanism(s) are used to suspend threads at safe points coinciding with call and/or return sites. Because the modified spill and/or fill mechanism(s) impose negligible overhead when not employed and can be engaged in response to an event (e.g., a start garbage collection event), safe points can be defined at call and/or return points throughout mutator code to reduce the latency between the event and suspension of threads.
REFERENCES:
patent: 5088036 (1992-02-01), Ellis et al.
patent: 5159680 (1992-10-01), Joy et al.
patent: 5941977 (1999-08-01), Panwar et al.
patent: 6282633 (2001-08-01), Killian et al.
Jones & Lins, “Garbage Collection: Algorithms for Automatic Dynamic Memory Management”, Wiley (1996), pp. 1-41.
Appel, “Modern Compiler Implementation in C: Basic Techniques”, Cambridge University Press (1998), pp. 125-149 and pp. 291-297.
Weaver and Germond, The SPARC Architecture Manual Version 9, Prentice-Hall, Inc. (1994), pp. 237-238.
Bush William
Wolczko Mario
An Meng-Al T.
Opie G. Lawrence
Sun Microsystems Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Thread suspension system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thread suspension system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thread suspension system and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3413009