Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2011-07-05
2011-07-05
To, Jennifer N (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S102000, C712S216000, C712S217000, C712S225000
Reexamination Certificate
active
07975272
ABSTRACT:
In some embodiments, a method includes receiving a request to generate a thread and supplying a request to a queue in response at least to the received request. The method may further include fetching a plurality of instructions in response at least in part to the request supplied to the queue and executing at least one of the plurality of instructions. In some embodiments, an apparatus includes a storage medium having stored therein instructions that when executed by a machine result in the method. In some embodiments, an apparatus includes circuitry to receive a request to generate a thread and to queue a request to generate a thread in response at least to the received request. In some embodiments, a system includes circuitry to receive a request to generate a thread and to queue a request to generate a thread in response at least to the received request, and a memory unit to store at least one instruction for the thread.
REFERENCES:
patent: 6389446 (2002-05-01), Torii
patent: 6505229 (2003-01-01), Turner et al.
patent: 6609193 (2003-08-01), Douglas et al.
patent: 6889319 (2005-05-01), Rodgers et al.
patent: 6907520 (2005-06-01), Parady
patent: 7054950 (2006-05-01), Putzolu
patent: 7069414 (2006-06-01), Venkatraman
patent: 7117498 (2006-10-01), Li
patent: 7134002 (2006-11-01), Shoemaker
patent: 7149226 (2006-12-01), Wolrich et al.
patent: 7149880 (2006-12-01), Kottapalli
patent: 7149881 (2006-12-01), Kottapalli et al.
patent: 7188041 (2007-03-01), Secatch
patent: 7234139 (2007-06-01), Feinberg
patent: 2003/0018691 (2003-01-01), Bono
patent: 2003/0046521 (2003-03-01), Shoemaker
patent: 2003/0126416 (2003-07-01), Marr et al.
patent: 2003/0147409 (2003-08-01), Wolrich et al.
patent: 2003/0191927 (2003-10-01), Joy et al.
patent: 2007/0074217 (2007-03-01), Rakvic et al.
patent: 2286595 (2006-10-01), None
patent: 03/007105 (2003-01-01), None
patent: 2006/074027 (2006-07-01), None
patent: 2006/083541 (2006-08-01), None
“PCT International Search Report of the International Searching Authority”, mailed May 20, 2008, for PCT/US2007/088008, 3pgs.
White Paper. “Intel's Next Generation Integrated Graphics Architecture—Intel® Graphics Media Accelerator X3000 and 3000”, Jul. 2006, 14pgs. Download from: http://www.intel.com/products/chipsets/gma3000/gma3000.pdf.
“Video Demo”, Download from: http://www.inlet.com/products/chipsets/gma3000/demo/demo.html.
“European Communication pursuant to Article 94(3) EPC”, dated Aug. 13, 2010 for European Patent Application No. 07869461.9-2211, 5pgs.
“Russian Official Action”, dated Nov. 16, 2010, along with English translation, Russian Patent Application No. 2009129258, 13pgs.
Chalasani Sreedevi
Jiang Hong
Piazza Thomas A.
Rauchfuss Brian D.
Spangler Steven J.
Buckley Maschoff & Talwalkar LLC
Intel Corporation
To Jennifer N
LandOfFree
Thread queuing method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thread queuing method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thread queuing method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2649280