Electrical computers and digital processing systems: virtual mac – Task management or control
Reexamination Certificate
2006-11-07
2006-11-07
Bullock, Jr., Lewis A. (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
C718S106000, C712S238000, C712S231000, C712S233000
Reexamination Certificate
active
07134124
ABSTRACT:
Each processor comprises a register for storing start address of a forked child thread and a comparator for detecting that the value of its own program counter is coincident with the start address stored in this register. Each processor sends a thread stop notice to a thread controller when the value of its own program counter is coincident with the start address of the forked child thread and ends the execution of a parent thread when receiving a thread end permission from the thread controller.
REFERENCES:
patent: 5812811 (1998-09-01), Dubey et al.
patent: 5867704 (1999-02-01), Tanaka et al.
patent: 5913059 (1999-06-01), Torii
patent: 6389446 (2002-05-01), Torii
patent: 6523059 (2003-02-01), Schmidt
patent: 6687812 (2004-02-01), Shimada
patent: 6772324 (2004-08-01), Akkary et al.
patent: 0 697 653 (1996-02-01), None
patent: 0 725 334 (1996-08-01), None
patent: 10-027108 (1998-01-01), None
patent: 10-078880 (1998-03-01), None
Torii et al., “Control Parallel On-Chip Multi-Processor: MUSCAT,” Joint Symposium on Parallel Processing 1997, May 28, 1997, pp. 229-236.
Kobayashi et al., “SKY: A Processor Architecture that Exploits Instruction-Level Parallelism in Non-Numerical Applications,” Joint Symposium on Parallel Processing 1998, IPSJ Symposium Series vol. 98, No. 7, Jun. 3, 1998, pp. 87-94.
Sohi et al., “Multiscalar Processors,” The 22ndAnnual International Symposium on Computer Architecture, Conference Proceedings, IEEE Computer Society Press, Jun. 22-24, 1995, pp. 414-426.
P. Evripidou, “D3-Machine: A decoupled data-driven multithreaded architecture with variable resolution support,” Parallel Computing 27, (2001), pp. 1197-1225, NH Elsevier.
Matsushita Satoshi
Ohsawa Taku
Bullock, Jr. Lewis A.
Foley & Lardner LLP
Nec Corporation
Truong Camquy
LandOfFree
Thread ending method and device and parallel processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thread ending method and device and parallel processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thread ending method and device and parallel processor system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3682697