Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Flip chip
Patent
1995-03-01
1998-09-29
Thomas, Tom
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Flip chip
257737, 257780, H01L 2348
Patent
active
058148906
ABSTRACT:
A semiconductor package comprises a resin type board or a ceramic type board having a wiring circuit including a connecting portion on a first main surface, a semiconductor chip mounted on the first main surface of the board in face-down relation, a sealing resin layer filled between the lower surface of the semiconductor chip and the upper surface of the board, and flat type external connecting terminals electrically connected to the semiconductor chip and formed on a second main surface of the board with constant pitches in a lattice shape. A fabrication method for fabricating a semiconductor package comprises the steps of aligning connecting bumps of a board with gold bumps formed at an electrode terminal portion of a semiconductor chip so as to place the semiconductor chip on the board, the board having a wiring circuit including connecting pads composed of gold being and flat type external connecting terminals, the wiring circuit being formed on a first main surface of the board, the flat type external connecting terminals being formed on a second main surface of the board, pressuring the aligned board and semiconductor chip so as to contact the connecting portions thereof, filling a sealing resin in a space formed between the upper surface of the board and the lower surface of the semiconductor chip, and curing the filled resin while pressuring the resultant structure so as to prevent the connecting portions from dislocating.
REFERENCES:
patent: 4906823 (1990-03-01), Kushima et al.
patent: 5065227 (1991-11-01), Frankeny et al.
patent: 5269453 (1993-12-01), Melton et al.
patent: 5381307 (1995-01-01), Hertz et al.
patent: 5450283 (1995-09-01), Lin et al.
patent: 5461197 (1995-10-01), Hiruta et al.
Kabushiki Kaisha Toshiba
Potter Roy
Thomas Tom
LandOfFree
Thin-type semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin-type semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin-type semiconductor package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-688305