Thin foil semiconductor package

Details Thin foil semiconductor package Thin foil semiconductor package

2008-08-21

2010-11-23

Tugbang, A. Dexter (Department: 3729)

Metal working

Method of mechanical manufacture

Electrical device making

C438S106000, C438S127000

Reexamination Certificate

active

07836586

ABSTRACT:
The present invention relates to methods and arrangements for using a thin foil to form electrical interconnects in an integrated circuit package. One such arrangement involves a foil carrier structure, which includes a foil adhered to a carrier having cavities. Some methods of the present invention involve attaching dice to the foil and encapsulating the foil carrier structure in a molding material. In one embodiment, the molding material presses against the foil, which causes portions of the foil to distend into the cavities of the carrier. As a result, recessed and raised areas are formed in the foil. Afterwards, the carrier is removed and portions of the raised areas in the foil are removed through one of a variety of techniques, such as grinding. This process helps define and electrical isolate contact pads in the foil. The resulting molded foil structure may then be singulated into multiple semiconductor packages.

REFERENCES:
patent: 5308797 (1994-05-01), Kee
patent: 6268648 (2001-07-01), Fukutomi et al.
patent: 6518161 (2003-02-01), Rajagopalan et al.
patent: 6534849 (2003-03-01), Gang
patent: 2004/0127011 (2004-07-01), Huang et al.
patent: 2007/0176303 (2007-08-01), Murai et al.
patent: 09-252014 (1997-09-01), None
patent: 09-252014 (1997-09-01), None
patent: 2000-252389 (2000-09-01), None
patent: 2001-127212 (2001-05-01), None
patent: 2004-058578 (2004-02-01), None
U.S. Appl. No. 12/133,335, filed Jun. 4, 2008.
FlipChip International, “Bump on I/O Process,” downloaded on Nov. 1, 2007 from http://www.flipchip.com/services/wafer—level/ultra—csp/bump—process.shtml.
FlipChip International, “Redistributed Process,” downloaded on Nov. 1, 2007 from http://www.flipchip.com/services/wafer—level—ultra—csp/redistributed—process.shtml.
U.S. Appl. No. 12/633,703, filed Dec. 8, 2009.
U.S. Appl. No. 12/571,202, filed Sep. 30, 2009.
Search Report dated Jan. 13, 2010 from International Application No. PCT/US2009/046000.
Written Opinion dated Jan. 13, 2010 in from International Application No. PCT/US2009/046000.
International Search Report dated Dec. 23, 2009 from International Application No. PCT/US2009/043503.
Written Opinion dated Dec. 23, 2009 from International Application No. PCT/US2009/043503.
U.S. Appl. No. 12/571,223, filed Sep. 30, 2009.

Affiliated with

Also associated with

Rating

Thin foil semiconductor package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Thin foil semiconductor package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin foil semiconductor package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4205713