Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Patent
1997-02-28
1999-08-17
Mengistu, Amare
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
345 90, 345 98, G09G 336
Patent
active
059400595
ABSTRACT:
Liquid crystal display devices include a first row of viewable liquid crystal display cells having data inputs electrically connected to a plurality of data lines (D1-Dn), control gates commonly connected to a first gate line (e.g., G1) and storage capacitors (Cst) having first electrodes electrically connected to a zeroth gate line (e.g., G0). A second row of viewable liquid crystal display cells are also provided having data inputs electrically connected to a plurality of data lines (D1-Dn), control gates commonly connected to a second gate line (e.g., G2) and storage capacitors (Cst) having first electrodes electrically connected to a first gate line (e.g., G1). Moreover, to maintain the RC delay value of the zeroth gate line at a level equal to the RC delay values associated with the higher order gate lines (e.g., G1-Gn), a row of nonviewable or "dummy" liquid crystal display cells are provided having data inputs electrically connected to the plurality of data lines, control gates commonly connected to the zeroth gate line and storage capacitors having first electrodes electrically coupled together. This row of nonviewable cells are provided to "mimic" a row of viewable cells so that the RC delay values associated with the zeroth gate line equals the RC delay value associated with the other gate lines in the array. The row of nonviewable cells may also be replaced by a variable resistance device (e.g., potentiometer, resistor ladder, etc.) and a variable capacitance device which are electrically coupled in series between the zeroth gate line and respective reference potentials (e.g., Vcom, GND, etc.). These variable devices are adjusted so that the total effective RC delay values associated with the zeroth gate line equals the RC delay value associated with the other gate lines.
REFERENCES:
patent: 4870399 (1989-09-01), Carlson
patent: 4954789 (1990-09-01), Sampsell
patent: 5475396 (1995-12-01), Kitajima et al.
patent: 5497146 (1996-03-01), Hebiguchi
patent: 5517342 (1996-05-01), Kim et al.
patent: 5608421 (1997-03-01), Okada
patent: 5745090 (1998-04-01), Kim et al.
Kim Dong-gyu
Lee Gyu-Su
Mengistu Amare
Osorio Ricardo
Samsung Electronics Co,. Ltd.
LandOfFree
Thin-film transistor liquid crystal display devices having high does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin-film transistor liquid crystal display devices having high , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin-film transistor liquid crystal display devices having high will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-319274