Thin film transistor having an insulating membrane layer on a po

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257348, 257349, 257350, 257351, 257352, 257353, 257354, 257 59, H01L 2952

Patent

active

060230878

ABSTRACT:
A thin film transistor and its fabrication method are disclosed wherein the thin film transistor includes a semiconductor substrate, an active layer formed on an upper surface of the semiconductor substrate, a membrane layer formed on a portion of the active layer and defining an offset region in the active layer, a gate insulation layer formed on portions of the membrane layer and the active layer, a gate electrode formed on a portion of the gate insulation layer, and a source region and a drain region formed in the active layer.

REFERENCES:
Tanaka, et al., "Characteristics of Offset-Structure Polycrystalline-Silicon Thin-Film Transistors," Ron Device Letters, vol. 9 No. 1. (Jan. 1988) pp. 58-60.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Thin film transistor having an insulating membrane layer on a po does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Thin film transistor having an insulating membrane layer on a po, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor having an insulating membrane layer on a po will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1683120

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.