Television – Stereoscopic – Signal formatting
Reexamination Certificate
1999-11-29
2004-09-28
Dudek, James (Department: 2871)
Television
Stereoscopic
Signal formatting
Reexamination Certificate
active
06798442
ABSTRACT:
BACKGROUND OF THE INVENTION
(a) Field of the Invention
The present invention relates to a thin film transistor array panel for a liquid crystal display and a method of manufacturing the same.
(b) Description of the Related Art
Liquid crystal display (LCDs) are one of the most widely used flat panel display (FPD) configurations. The liquid crystal display has two panels having electrodes for generating an electric field and a liquid crystal layer interposed between the two panels. The transmittance of incident light is controlled by the intensity of the electric field applied to the liquid crystal layer.
The typical liquid crystal display uses a thin film transistor as a switching element. Data lines and gate lines, which cross each other to define pixels in a matrix array, are formed on the panel on which the thin film transistors are disposed. Further, a pixel electrode is formed in each pixel.
However, in the process of manufacturing the panels for the liquid crystal display, if a conductive material remains on an unintended portion of the panel, in particular between adjacent pixel electrodes or between the pixel electrodes and the data lines, a pixel defect occurs in which the pixels remain in a white state even when the same are controlled to an OFF state. This is a result of shorting of the pixel electrodes with the data lines or adjacent pixel electrodes.
Also, during the operation of the liquid crystal display, after a pixel electrode receives an image signal, which is transmitted via a corresponding data line, through the thin film transistor within the same pixel as the pixel electrode, the pixel: electrode is then floated before receiving a subsequent image signal. However, the data line continuously transmits image signals to other pixel columns. Accordingly, a voltage of the image signals distorts a potential of the pixel electrode which is in a floating state. This results in an overall reduction in picture quality of the LCD. Such a problem worsens with increases in a coupling capacitance generated between the data lines and the pixel electrodes.
Furthermore, in the LCD panel manufacturing process, because the pixel electrodes and the data lines are formed through different photolithography processes, if there occurs mask misalignment, the coupling capacitance between the pixel electrodes and the data lines is varied. In particular, in case of using a stepper as an exposure device to conduct exposure in units of blocks, the degree of misalignment is different between the blocks such that stitches are generated, resulting in a difference of brightness between the blocks. This stitch defect is particularly severe in column or dot inversions drive type LCDs.
SUMMARY OF THE INVENTION
It is an object of the present invention to reduce pixel defects by preventing shorts between pixel electrodes and data lines by performing a conductive reaming process in a LCD manufacturing process.
It is another object of the present invention to minimize misalignment generated in the LCD manufacturing process.
These and other objects are provided, according to the present invention, by forming an opening at a circumference of a pixel electrode, or an align pattern on both sides of a data line when forming the data line.
According to the present invention, a gate wire including a gate line, and gate electrodes connected to the gate line are formed in the horizontal direction on a insulating substrate. A gate insulating layer covers the gate wire, and a semiconductor pattern made of semiconductor is formed on the gate insulating layer of the gate electrode. A data wire including a data line defining a pixel by intersecting the gate line, and a source electrode and a drain electrode formed on the semiconductor pattern and separated from each other on the gate electrode are formed in the vertical direction on the gate insulating layer. A passivation layer covering the data wire has a contact hole exposing the drain electrode and an opening at the circumference of the pixel. The pixel electrode connected to the drain electrode through the contact hole is formed in the pixel on the passivation layer.
Here, the opening may be extended into the gate insulating layer, and it is possible that the gate line has a first gate line and a second gate line, and a gate connecting portion interconnecting the first and second gate lines.
In another embodiment according to the present invention, the pixel electrode may be directly located on/under the data wire. Here, it is preferable that the opening is formed when etching the gate insulating layer to form the contact hole exposing a gate pad connected to the gate line, and a wet etch process is executed to remove a remaining conductive material such as indium tin oxide (ITO) for the pixel electrode. On the other hand, the remaining conductive material for the pixel electrode may be removed before etching the gate insulating layer.
Furthermore, in another embodiment according to the present invention, a gate line is formed in the horizontal direction on the insulating substrate, and a gate insulating layer covers the gate line. A semiconductor pattern is formed on the gate insulating layer. Formed on the gate insulating layer are a data wife including a data line formed in the vertical direction, a source electrode connected to the data line on the semiconductor pattern, and a drain electrode opposite the source electrode with respect to the gate electrode formed on the semiconductor pattern; and an align pattern located at both sides of the data line are formed on the gate insulating layer. A passivation layer covers the data line, the align pattern, the drain electrode, and the source electrode, and has a contact hole exposing the drain electrode. A pixel electrode is formed on the passivation layer and connected to the drain electrode through the contact hole.
Furthermore, in another embodiment according to the present invention, a gate line is formed in the horizontal direction on the insulating substrate, and a gate insulating layer covers the gate line. A semiconductor pattern is formed on the gate insulating layer. Formed on the gate insulating layer are a data wire including a data line formed in the vertical direction, a source electrode connected to the data line on the semiconductor pattern, and a drain electrode opposite the source with respective to the gate electrode formed on the semiconductor pattern; and an align pattern located on both sides of the data line. A pixel electrode overlapping and connected to the drain electrode and the align pattern is also formed on the gate insulating layer. A passivation layer is formed on the pixel electrode.
At this time, ohmic contact layers may be formed between the source electrode and the semiconductor pattern, and between the drain electrode and the semiconductor pattern, and the passivation layer and the gate insulating layer may have an opening exposing the insulating substrate between the align pattern and the data line.
In a manufacturing method of a thin film transistor array panel for a liquid crystal display according to the present invention, a gate line is formed on an insulating substrate, and a gate insulating layer and a semiconductor layer are deposited thereon. The semiconductor layer is patterned to form a semiconductor patter. A data wire including a data line, a source electrode and a drain electrode, and an align pattern are formed on the gate insulating layer. A passivation layer is deposited and patterned to form a contact hole exposing the drain electrode and an opening between the data line and the align pattern, and a pixel electrode is formed.
In another manufacturing method of a thin film transistor array panel for a liquid crystal display according to the present Invention, a gate line is formed on an insulating substrate, and a gate insulating layer and a semiconductor layer are deposited thereon. The semiconductor layer is patterned to form a semiconductor pattern A a data wire including a data line a source electrode and a drain electrode, and a align pattern are
Chang Jong-Woong
Choi Jae-Ho
Huh Sung-Wook
Kim Dong-Gyu
Na Byoung-Sun
Dudek James
McGuireWoods LLP
Samsung Electronics Co,. Ltd.
LandOfFree
Thin film transistor array panel for liquid crystal display... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor array panel for liquid crystal display..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor array panel for liquid crystal display... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3225255