Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Field effect device in non-single crystal – or...
Reexamination Certificate
2008-04-08
2008-04-08
Smith, Zandra V. (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Field effect device in non-single crystal, or...
Reexamination Certificate
active
07355206
ABSTRACT:
Gate lines and a gate shorting bar connected to the gate lines, which include lower and upper films, are formed on a substrate. A gate insulating layer, semiconductors, and ohmic contacts are formed in sequence. Data lines and a data shorting bar connected to the data lines, which include lower and upper films, are formed thereon. A passivation layer is formed on the data lines and the data shorting bar. The passivation layer and the gate insulating are patterned to form contact holes exposing the lower films of the gate lines and the data lines. Connecting portions of the gate lines and the data lines for connection with driving circuits are locate opposite the shorting bars with respect to the contact holes.
REFERENCES:
patent: 6013923 (2000-01-01), Huang
patent: 6441401 (2002-08-01), Jung et al.
patent: 6781651 (2004-08-01), Song et al.
patent: 6970209 (2005-11-01), Jun
patent: 11-509938 (1999-08-01), None
Cantor & Colburn LLP
Chhaya Swapneel
Samsung Electronics Co,. Ltd.
Smith Zandra V.
LandOfFree
Thin film transistor array panel and manufacturing method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor array panel and manufacturing method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor array panel and manufacturing method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2786354