Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Amorphous semiconductor material
Reexamination Certificate
2011-06-14
2011-06-14
Vu, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Amorphous semiconductor material
C438S149000
Reexamination Certificate
active
07960732
ABSTRACT:
A method of manufacturing a thin film transistor array panel is provided, which includes: forming a gate line on a substrate; depositing a gate insulating layer and a semiconductor layer in sequence on the gate line; depositing a lower conductive film and an upper conductive film on the semiconductor layer; photo-etching the upper conductive film, the lower conductive film, and the semiconductor layer; depositing a passivation layer; photo-etching the passivation layer to expose first and second portions of the upper conductive film; removing the first and the second portions of the upper conductive film to expose first and second portions of the lower conductive film; forming a pixel electrode on the first portion of the lower conductive film; removing the second portion of the lower conductive film to expose a portion of the semiconductor layer; and forming a columnar spacer on the exposed portion of the semiconductor layer.
REFERENCES:
patent: 4904056 (1990-02-01), Castleberry
patent: 5905549 (1999-05-01), Lee
patent: 5926235 (1999-07-01), Han et al.
patent: 6888586 (2005-05-01), Yoo et al.
patent: 6972822 (2005-12-01), Miyashita
patent: 2001/0032981 (2001-10-01), Kong et al.
patent: 1254948 (2000-05-01), None
patent: 62-42127 (1987-02-01), None
patent: 03-149525 (1991-06-01), None
patent: 2000-122071 (2000-04-01), None
patent: 2000-199917 (2000-07-01), None
patent: 2000-284326 (2000-10-01), None
patent: 2001-32981 (2001-02-01), None
patent: 2001-230321 (2001-08-01), None
patent: 2001-267420 (2001-09-01), None
patent: 2001-332740 (2001-11-01), None
patent: 2002-214624 (2002-07-01), None
patent: 2002-341355 (2002-11-01), None
patent: 2003-084289 (2003-03-01), None
patent: 10-2000-0038604 (2000-07-01), None
patent: 1020020092719 (2002-12-01), None
patent: 10-2003-0027302 (2003-04-01), None
Jeon Sang-Jin
Lee Jeong-Young
Park Min-Wook
Yu Se-Hwan
Innovation Counsel LLP
Samsung Electronics Co,. Ltd.
Vu David
LandOfFree
Thin film transistor array panel and manufacturing method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film transistor array panel and manufacturing method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film transistor array panel and manufacturing method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2653163