Static information storage and retrieval – Read/write circuit
Reexamination Certificate
2006-01-24
2006-01-24
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
C365S173000, C365S171000
Reexamination Certificate
active
06990024
ABSTRACT:
A constant current supply circuit generates a constant current according to a control voltage. A data read current passing through a tunneling magneto-resistance element constituting a memory cell during data write is set according to the constant current. Constant current supply circuit includes a voltage adjustment circuit generating a reference voltage adjustable according to an external input, a current source generating the constant current according to the reference voltage, and a voltage switch circuit transmitting the reference voltage to the current source as a control voltage during a normal operation.
REFERENCES:
patent: 5793697 (1998-08-01), Scheuerlein
patent: 6185130 (2001-02-01), Hollmer et al.
patent: 6349054 (2002-02-01), Hidaka
patent: 6504752 (2003-01-01), Ito
patent: 6597601 (2003-07-01), Ooishi
patent: 6614681 (2003-09-01), Hidaka
patent: 6856539 (2005-02-01), Hidaka
patent: 2003/0002333 (2003-01-01), Hidaka
patent: 101 30 829 (2002-07-01), None
patent: 102 28 578 (2003-01-01), None
patent: 1 225 591 (2002-07-01), None
Scheuerlein, et al., “A 10ns Read and Write Non-Volatile Memory Array Using A Magnetic Tunnel Junction and FET Switch in Each Cell” ISSCC Digest of Technical Paper, TA 7.2, Feb. 8, 2000, pp. 94-95, 128-129 and 409-410.
Durlam, et al., “Nonvolatile RAM Based on Magnetic Tunnel Junction Elements” ISSCC Digest of Technical Papers, TA7.3. Feb. 8, 2000, pp. 96-97, 130-131 and 410-411.
Naji, et al., “A 256kb 3.0V ITIMTJ Nonvolatile Mangnetoresistive RAM” ISSCC Digest of Technical Papers, TA7.6. Feb. 6, 2001. pp. 94-95, 112-113, 404-405 and 438.
Scheuerlein, R.; Gallagher, W.; Parkin, S.; Lee, A.; Ray, S.; Robertazzi, R.; Reohr,W.; “A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell” IEEE International Solid-State Circuits Conference, Feb. 7-9, 2000, 128-129.
Naji, P.K.; Durlam, M.; Tehrani, S.; Calder, J.; Deherrera, M.F., “A 256 kb 3.0 V 1T1MTJ nonvolatile magnetoresistive RAM” IEEE International Solid-State Circuits Conference, Feb. 5-7, 2001, 122-123, 438.
Yamada, K.; Sakai, N.; Ishizuka, Y.; Mameno, K.; “A novel sensing scheme for an MRAM with 5% MR ratio” Symposium on VLSI Circuits, Jun. 14-16, 2001 123-124.
Tehrani, S.; Engel, B.; Slaughter, J.M.; Chen, E.; DeHerrera, M.; Naji, P.; Burlam, M.; Whig, R.; Janesky, J.; Calder, J.; “Recent developments in magentic tunnel junction MRAM” IEEE Transactions on Magnetics, vol. 36, No. 5, Sep. 2000, 2752-2757.
Scheuerlein, R.E.; “Magnetoresistive IC memory limitations and architecture implications” 7th Biennial IEEE Nonvolatile Memory Technology Conference, Jun. 22-24, 1998, 47-50.
Freitas, P.P.; Cardoso, S.; Sousa, R.; Wanjun K; Ferreira, R.; Chu, V.; Conde, J.P.; “Spin dependent tunnel junctions for memory and read-head applications”IEEE Transactions on Magnetics, vol. 36, No. 5, Sep. 2000, 2796-2801.
McDermott Will & Emery LLP
Phung Anh
Renesas Technology Corp.
LandOfFree
Thin film magnetic memory device having data read current... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film magnetic memory device having data read current..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film magnetic memory device having data read current... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3534145