Static information storage and retrieval – Read/write circuit – Parallel read/write
Reexamination Certificate
2007-09-18
2007-09-18
Pham, Ly Duy (Department: 2827)
Static information storage and retrieval
Read/write circuit
Parallel read/write
C365S066000, C365S158000, C365S171000, C365S230060
Reexamination Certificate
active
11446975
ABSTRACT:
For writing K-bit write data in parallel (K is integer at least 2), bit lines each arranged for each memory cell columns and at least K current return lines are provided. K selected bit lines to write the K-bit write data are connected in series in a single current path. When data having different levels are written through adjacent selected bit lines, the selected bit lines are connected to each other at their one ends or the other ends, so that a bit line write current flowing through the former selected bit line is directly transmitted to the latter selected bit line. On the other hand, when data having the same level are written through adjacent selected bit lines, a bit line write current flowing through the former selected bit line is turned back by the corresponding current return line, and then transmitted to the latter selected bit line.
REFERENCES:
patent: 3271741 (1966-09-01), Bates
patent: 5448515 (1995-09-01), Fukami et al.
patent: 5732016 (1998-03-01), Chen et al.
patent: 5734606 (1998-03-01), Tehrani et al.
patent: 5894447 (1999-04-01), Takashima
patent: 5920500 (1999-07-01), Tehrani et al.
patent: 5946227 (1999-08-01), Naji
patent: 6055178 (2000-04-01), Naji
patent: 6418046 (2002-07-01), Naji
patent: 6587371 (2003-07-01), Hidaka
patent: 6608776 (2003-08-01), Hidaka
patent: 6611454 (2003-08-01), Hidaka
patent: 6741513 (2004-05-01), Honigschmid et al.
patent: 6778430 (2004-08-01), Hidaka
patent: 6876575 (2005-04-01), Hidaka
patent: 7072207 (2006-07-01), Ooishi
patent: 7154776 (2006-12-01), Hidaka
patent: 2002/0057593 (2002-05-01), Hidaka
patent: 2003/0117838 (2003-06-01), Hidaka
patent: 2003/0156448 (2003-08-01), Hidaka
patent: 2003/0161180 (2003-08-01), Bloomquist et al.
patent: 2003/0198080 (2003-10-01), Iwata
patent: 2004/0047196 (2004-03-01), Hidaka
patent: 197 26 077 (1998-01-01), None
patent: 197 26 852 (1998-02-01), None
patent: 101 33 646 (2002-04-01), None
patent: 101 23 332 (2002-11-01), None
patent: 0 507 451 (1992-10-01), None
patent: 10-106255 (1998-04-01), None
patent: 10-106255 (1998-04-01), None
patent: 2001-297579 (2001-10-01), None
patent: 2002-288879 (2002-10-01), None
patent: 2003-016774 (2003-01-01), None
patent: 2003-017662 (2003-01-01), None
Durlam, M. et al., “Nonvolatile RAM based on magnetic tunnel junction elements” IEEE International Solid-State Circuits Conference, Feb. 7-9, 2000, pp. 96-97, 130-131, and 410-411.
Scheuerlein, R. et al., “A 10ns read and write nonvolatile memory array using a magnetic tunnel junction and FET switch in each cell” IEEE International Solid-State Circuits Conference, Feb. 7-9, 2000, pp. 94-95, 128-129, and 409-410.
Japanese Office Action issued in Japanese Patent Application No. JP 2001-389058, mailed Jun. 12, 2007.
McDermott Will & Emery LLP
Pham Ly Duy
Renesas Technology Corp.
LandOfFree
Thin film magnetic memory device for writing data of a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin film magnetic memory device for writing data of a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin film magnetic memory device for writing data of a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3764106