Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
1998-12-08
2003-12-23
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S762000, C438S769000, C438S770000, C438S954000, C257S313000, C257S411000, C257S639000
Reexamination Certificate
active
06667232
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor structures and manufacturing. More particularly, the invention relates to extremely thin dielectric layers and the formation thereof.
2. Background
Advances in semiconductor manufacturing technology have led to the integration of millions of circuit elements, such as transistors, on a single integrated circuit (IC). In order to integrate increasing numbers of circuit elements onto an integrated circuit it has been necessary to reduce the line widths of the various parts that make up an integrated circuit. Not only have interconnect line widths become smaller, but so have the dimensions of metal-oxide-semiconductor field effect transistors (MOSFETs).
MOSFETs are also sometimes referred to as insulated gate field effect transistors (IGFETs). Most commonly, these devices are referred to simply as FETs, and are so referred to in this disclosure.
Transistor scaling typically involves more than just the linear reduction of the FET width and length. For example, both source/drain (S/D) junction depth and gate dielectric thickness are also typically reduced in order to produce a FET with the desired electrical characteristics.
Over the years, a substantial amount of research and development in the field semiconductor manufacturing has been dedicated to providing reduced thickness dielectric layers, as mentioned above. However, to be suitable for use as a MOSFET gate dielectric layer, these reduced thickness dielectric layers are typically required to have certain characteristics. For example, the dielectric layer should have a low density of interface states, a low density of defects, and a dielectric breakdown voltage high enough for use with the desired voltages that the MOSFET will encounter during operation.
What is needed is an extremely thin dielectric layer suitable for use as the gate dielectric layer in a MOSFET, and what is further needed are methods of making such a dielectric layer.
SUMMARY OF THE INVENTION
Briefly, a method of forming a dielectric layer suitable for use as the gate dielectric layer in a MOSFET includes passivating the surface of a semiconductor substrate at a temperature less than approximately 80° C. and nitridizing the passivation layer.
In a further aspect of the present invention, an integrated circuit includes a plurality of insulated gate field effect transistors, wherein various ones of the plurality of transistors have gate dielectric layers of a nitridized passivation layer.
REFERENCES:
patent: 4621277 (1986-11-01), Ito et al.
patent: 4842888 (1989-06-01), Haluska et al.
patent: 4851370 (1989-07-01), Doklan et al.
patent: 5674788 (1997-10-01), Wristers et al.
patent: 5679169 (1997-10-01), Gonzales et al.
patent: 5821172 (1998-10-01), Gilmer et al.
patent: 5840610 (1998-11-01), Gilmer et al.
patent: 5851888 (1998-12-01), Gardner et al.
patent: 5939333 (1999-08-01), Hurley et al.
patent: 5940736 (1999-08-01), Brady et al.
patent: 5972611 (1999-10-01), Furuichi et al.
Silicon Ptocessing for The VLSI era, Stanley Wolf and R.N. Tauber, 1986.
Arghavani Reza
Barlage Douglas W.
Chau Robert S.
Kavalieros Jack T.
Keating Steven J.
Blakely , Sokoloff, Taylor & Zafman LLP
Pham Long
LandOfFree
Thin dielectric layers and non-thermal formation thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thin dielectric layers and non-thermal formation thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thin dielectric layers and non-thermal formation thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3166794