Static information storage and retrieval – Systems using particular element – Magnetic thin film
Reexamination Certificate
2003-10-24
2004-11-16
Le, Vu A. (Department: 2824)
Static information storage and retrieval
Systems using particular element
Magnetic thin film
C365S145000, C365S158000
Reexamination Certificate
active
06819586
ABSTRACT:
BACKGROUND
A memory chip generally comprises a plurality of memory cells that are deposited onto a silicon wafer and addressable via an array of column conducting leads (bit lines) and row conducting leads (word lines). Typically, a memory cell is situated at the intersection of a bit line and a word line. The memory cells are controlled by specialized circuits that perform functions such as identifying rows and columns from which data are read from or to which data are written. Typically, each memory cell stores data in the form of a “1” or a “0,” representing a bit of data.
An array of magnetic memory cells can be referred to as a magnetic random access memory or MRAM. MRAM is generally nonvolatile memory (i.e., a solid state chip that retains data when power is turned off). At least one type of magnetic memory cell includes a data layer and a reference layer, separated from each other by at least one intermediate layer. The data layer may also be referred to as a bit layer, a storage layer, or a sense layer. In a magnetic memory cell, a bit of data (e.g., a “1” or “0”) may be stored by “writing” into the data layer via one or more conducting leads (e.g., a bit line and a word line). A typical data layer might be made of one or more ferromagnetic materials. The write operation is typically accomplished via a write current that sets the orientation of the magnetic moment in the data layer to a predetermined direction.
Once written, the stored bit of data may be read by providing a read current through one or more conducting leads (e.g., a read line) to the magnetic memory cell. For each memory cell, the orientations of the magnetic moments of the data layer and the reference layer are either parallel (in the same direction) or anti-parallel (in different directions) to each other. The degree of parallelism affects the resistance of the cell, and this resistance can be determined by sensing (e.g., via a sense amplifier) an output current or voltage produced by the memory cell in response to the read current.
More specifically, if the magnetic moments are parallel, the resistance determined based on the output current is of a first relative value (e.g., relatively low). If the magnetic moments are anti-parallel, the resistance determined is of a second relative value (e.g., relatively high). The relative values of the two states (i.e., parallel and anti-parallel) are typically different enough to be sensed distinctly. A “1” or a “0” may be assigned to the respective relative resistance values depending on design specification.
The intermediate layer, which may also be referred to as a spacer layer, may comprise insulating material (e.g., dielectric), non-magnetic conducting material, and/or other known materials, The various conducting leads which are used to select the memory cells (e.g., bit lines, word lines, and read lines), and to provide currents to pass through the data and reference layers to read data from or write data to the memory cells are provided by one or more additional layers, called conducting layer(s).
The layers described above and their respective characteristics are typical of magnetic memory cells based on tunneling magnetoresistance (TMR) effects known in the art. Other combinations of layers and characteristics may also be used to make magnetic memory cells based on TMR effects. See, for example, U.S. Pat. No. 6,404,674, issued to Anthony et al., which is hereby incorporated by reference in its entirety for all purposes.
Still other configurations of magnetic memory cells are based on other well known physical effects (e.g., giant magnetoresistance (GMR), anisotropic magnetoresistance (AMR), colossal magnetoresistance (CMR), and/or other physical effects).
Throughout this application, various exemplary embodiments will be described in reference to the TMR memory cells as first described above. Those skilled in the art will readily appreciate that the exemplary embodiments may also be implemented with other types of magnetic memory cells known in the art (e.g., other types of TMR memory cells, GMR memory cells, AMR memory cells, CMR memory cells, etc.) according to the requirements of a particular implementation.
Conventional MRAM as described above generally has the magnetic memory cell situated at the intersection of a pair of orthogonal metal write conductors (i.e., a bit line and a word line). In this arrangement, the magnetic memory cells are in good thermal contact with the write conductors. Such good thermal contact keeps the temperature of the magnetic memory cells low because heat generated in the magnetic memory cells is rapidly dissipated by the write conductors. However, if one desires to elevate the temperature of the magnetic memory cells, the good thermal contact becomes a disadvantage. This is the case in thermally-assisted MRAM, where temperature of a selected memory cell in a magnetic memory cell is elevated during a write operation to facilitate switching of its magnetic orientation.
Thus, a market exists for improved thermally-assisted magnetic memory structures.
SUMMARY
An exemplary array of ther thermally-assisted magnetic memory structures, each of the magnetic memory structures comprises a memory cell, a write conductor contacting the memory cell, the write conductor selecting the memory cell in a first coordinate during a write operation, and a heating system contacting the memory cell. The heating system heats the memory cell during the write operation and selects the memory cell by the heating in a second coordinate.
An exemplary method for making a thermally-assisted magnetic memory structure comprises forming a memory cell, forming a write conductor contacting the memory cell, the write conductor selecting the memory cell in a first coordinate during a write operation, and forming a heating system contacting the memory cell. The heating system heats the memory cell during the write operation and selects the memory cell by the heating in a second coordinate.
Other embodiments and implementations are also described below.
REFERENCES:
patent: 6385082 (2002-05-01), Abraham et al.
patent: 6404674 (2002-06-01), Anthony et al.
patent: 6552926 (2003-04-01), Komori
patent: 6603678 (2003-08-01), Nickel et al.
patent: 6724674 (2004-04-01), Abraham et al.
patent: 2003/0198113 (2003-10-01), Abraham et al.
Anthony Thomas C.
Bhattacharyya Manoj K.
Nickel Janice H.
Hewlett--Packard Development Company, L.P.
Le Vu A.
LandOfFree
Thermally-assisted magnetic memory structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Thermally-assisted magnetic memory structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Thermally-assisted magnetic memory structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3363755