Static information storage and retrieval – Read/write circuit – Testing
Patent
1998-04-27
1999-10-19
Nelms, David
Static information storage and retrieval
Read/write circuit
Testing
36518522, 36518908, G11C 700
Patent
active
059700050
ABSTRACT:
A structure and method for high density programmable logic device (PLD) testing, programming, and verification is disclosed. The device employs non-volatile memory cells, such as electrically erasable programmable ROM (EEPROM), as its programmable elements. The structure and method allow the PLD to work in the normal operation state and also in a number of utility states. In normal operation state, the PLD performs the configured logic function as programmed by the user. In utility states, the PLD can be programmed, verified and tested. A state machine and a decoder are used to perform these procedures. They include bit program (write), verify (read), bulk program (write all), bulk erase (erase all), checker board and inverse checker board program, cell current test, address decode test, softwrite test and logical function test data preload. All the utilities are in a serial algorithm and are controlled by an internal state machine, which needs as few as four dedicated pins to interface with the PLD proper. In cell current test state, an additional dedicated external pin is used to supply a control voltage to a floating gate transistor in order to control the cell current. Serial logic circuits are designed to meet this test requirement.
REFERENCES:
patent: 4124899 (1978-11-01), Birkner et al.
patent: 4672534 (1987-06-01), Kamiya
patent: 4879688 (1989-11-01), Turner et al.
patent: 4885719 (1989-12-01), Brahmbhatt
patent: 4918641 (1990-04-01), Jigour et al.
patent: 5016217 (1991-05-01), Brahmbhatt
patent: 5046035 (1991-09-01), Jigour et al.
patent: 5157781 (1992-10-01), Harwood et al.
patent: 5241224 (1993-08-01), Pederson et al.
patent: 5352940 (1994-10-01), Watson
patent: 5543730 (1996-08-01), Cliff et al.
patent: 5781031 (1998-07-01), Bertin et al.
patent: 5787097 (1998-07-01), Roohparvar et al.
patent: 5825782 (1998-10-01), Roohparvar
Xiao Ping
Yin YiYian P.
Auduong Gene N.
ICT, Inc.
Nelms David
Woodward Henry K.
LandOfFree
Testing structure and method for high density PLDs which have fl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Testing structure and method for high density PLDs which have fl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing structure and method for high density PLDs which have fl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2064872