Static information storage and retrieval – Read/write circuit – Testing
Patent
1997-07-10
1999-03-30
Nelms, David
Static information storage and retrieval
Read/write circuit
Testing
365 63, G11C 700
Patent
active
058897135
ABSTRACT:
A method and circuits for coupling a memory embedded in an integrated circuit to interconnect pads during a memory test mode is disclosed. The integrated circuit contains a processor, an embedded memory and a switching circuit for: (1) temporary coupling the interconnect pads of the integrated circuit, coupled to the processor during normal operation mode of the circuit, to the memory during a memory test mode; (2) and decoupling the external interconnect pads from the memory, after the memory is tested, and coupling them to the processor.
REFERENCES:
patent: 3961251 (1976-06-01), Hurley et al.
patent: 4339710 (1982-07-01), Hapke
patent: 4398146 (1983-08-01), Draheim et al.
patent: 4481627 (1984-11-01), Beauchesne et al.
patent: 4698588 (1987-10-01), Hwang et al.
patent: 4743841 (1988-05-01), Takeuchi
patent: 4811306 (1989-03-01), Boning et al.
patent: 4860260 (1989-08-01), Saito et al.
patent: 5107208 (1992-04-01), Lee
patent: 5254940 (1993-10-01), Oke et al.
patent: 5255227 (1993-10-01), Haeffele
patent: 5299160 (1994-03-01), Mori
patent: 5299203 (1994-03-01), Steele
patent: 5301143 (1994-04-01), Ohri et al.
patent: 5309446 (1994-05-01), Cline et al.
patent: 5311473 (1994-05-01), McClure et al.
patent: 5337318 (1994-08-01), Tsukakoshi et al.
patent: 5377146 (1994-12-01), Reddy et al.
patent: 5381372 (1995-01-01), Kozuka et al.
patent: 5410544 (1995-04-01), Kreifels et al.
patent: 5469075 (1995-11-01), Oke et al.
patent: 5471431 (1995-11-01), McClure
patent: 5485424 (1996-01-01), Kawamura
patent: 5661690 (1997-08-01), Roohparvar
patent: 5692138 (1997-11-01), Fandrich et al.
patent: 5696715 (1997-12-01), Maejima et al.
Chan Tsiu Chiu
Eng Lawrence P.
Carlson David V.
Galanthay Theodore E.
Jorgenson Lisa K.
Nelms David
STMicroelectronics Inc.
LandOfFree
Testing of embedded memory by coupling the memory to input/outpu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Testing of embedded memory by coupling the memory to input/outpu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing of embedded memory by coupling the memory to input/outpu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1220734