Testing embedded memories in an integrated circuit

Details Testing embedded memories in an integrated circuit Testing embedded memories in an integrated circuit

2009-03-09

2010-11-09

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C365S200000

Reexamination Certificate

active

07831871

ABSTRACT:
Various new and non-obvious apparatus and methods for testing embedded memories in an integrated circuit are disclosed. One of the disclosed embodiments is an apparatus for testing an embedded memory in an integrated circuit. This exemplary embodiment comprises input logic that includes one or more memory-input paths coupled to respective memory inputs of the embedded memory, a memory built-in self-test (MBIST) controller, and at least one scan cell coupled between the input logic and the MBIST controller. The scan cell of this embodiment is selectively operable in a memory-test mode and a system mode. In memory-test mode, the scan cell can apply memory-test data to the memory inputs along the memory-input paths of the integrated circuit. Any of the disclosed apparatus can be designed, simulated, and/or verified (and any of the disclosed methods can be performed) in a computer-executed application, such as an electronic-design-automation (“EDA”) software tool.

REFERENCES:
patent: 5592493 (1997-01-01), Crouch et al.
patent: 5754758 (1998-05-01), Baeg et al.
patent: 5761215 (1998-06-01), McCarthy et al.
patent: 6000051 (1999-12-01), Nadeau-Dostie et al.
patent: 6549478 (2003-04-01), Suzuki
patent: 6574762 (2003-06-01), Karimi et al.
patent: 6622273 (2003-09-01), Barnes
patent: 6715105 (2004-03-01), Rearick
patent: 6904554 (2005-06-01), Block et al.
patent: 7502976 (2009-03-01), Ross et al.
patent: 2002/0138802 (2002-09-01), Firth et al.
patent: 2004/0128599 (2004-07-01), Rajski et al.
patent: 2004/0268181 (2004-12-01), Wang et al.
patent: 2005/0015688 (2005-01-01), Rajski et al.
Barbagallo et al., “Testing Embedded Memories in Telecommunication Systems,”IEEE Communications Magazine, pp. 84-89 (Jun. 1999).
Cheng, “The BACK Algorithm for Sequential Test Generation,”IEEE ICCD, pp. 66-69 (1988).
Dreibelbis et al., “Processor-Based Built-In Self-Test for Embedded DRAM,”IEEE Journal of Solid-State Circuits, vol. 33, No. 11, pp. 1731-1740 (Nov. 1998).
Du et al., “Memory BIST Using ESP,”Proceedings of the 22ndIEEE VLSI Test Symposium, 6 pp. (Apr. 2004).
“International Technology Roadmap for Semiconductors, Test and Test Equipment” (2000).
Jakobsen et al., “Embedded DRAM Built In Self Test and Methodology for Test Insertion,”Proc. ITC, pp. 975-984 (2001).
Karimi et al., “A Scan-Bist Environment for Testing Embedded Memories,”IEEE International Workshop on MTDT, pp. 17-23 (2002).
McConnell et al., “Test and Repair of Large Embedded DRAMs,”Proc. ITC, pp. 163-172 (2001).
Mentor Graphics Corporation, “Built-In Self-Test Process Guide,”Software Version 8.2002—2, p. 3-18 (Jun. 2002).
Rajsuman, “Design and Test of Large Embedded Memories: An Overview,”IEEE Design and Test of Computers, pp. 16-27 (2001).
Rajsuman, “Testing a System-On-a-Chip with Embedded Microprocessor,”Proc. ITC, pp. 499-508 (Sep. 1999).
Ross et al., “Conversion of Small Functional Test Sets of Nonscan Blocks to Scan Patterns,”Proc. ITC, pp. 691-700 (2000).
Schanstra et al., “Semiconductor Manufacturing Process Monitoring using Built-In Self-Test for Embedded Memories,”Proc. ITC, pp. 872-881 (1998).
Search Report and Written Opinion dated Oct. 9, 2007, for PCT Application No. PCT/US04/04231, filed on Feb. 13, 2004.
van de Goor et al., “March tests for word-oriented memories,”Design, Automation and Test in Europe 1998 Proceedings, pp. 501-508 (Feb. 1998).
van de Goor et al., “Minimal Test for Coupling Faults in Word-Oriented Memories,”Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition(DATE 2002), pp. 944-948 (2002).
van de Goor, “Tests for stuck-at, transition and coupling faults,”Testing Semiconductor Memories: Theory and Practice, Chapter 4, Section 4.3, pp. 106-124 (John Wiley & Sons, 1991).

Affiliated with

Also associated with

Rating

Testing embedded memories in an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Testing embedded memories in an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing embedded memories in an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4194615